CMOS Digital Integrated Circuits Silicon Monolithic

# 74HC4538D

### 1. Functional Description

Dual Monostable Multivibrator

### 2. General

The 74HC4538D is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, A input (positive edge input), and  $\overline{B}$  input (negative edge input). These inputs are valid for a slow rise/fall time signal ( $t_r = t_f = 1$  s) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor ( $R_X$ ,  $C_X$ ). A low level at  $\overline{CD}$  input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode).

Limitations for  $\mathrm{C}_X$  and  $\mathrm{R}_X$  are as follows:

External capacitor  $C_X$ .....No limitation

External resistor  $R_X.....V_{CC}$  = 2.0 V more than 5  $k\Omega$ 


 $V_{CC}$  = 3.0 V more than 1 k $\Omega$ 

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


### 3. Features (Note)

- (1) High speed: tpd = 25 ns (typ.) at V<sub>CC</sub> = 5 V
- (2) Low power dissipation: Standby state:  $I_{CC} = 4.0 \ \mu A \ (max)$  at  $T_a = 25 \ ^{\circ}C$ Active state:  $I_{CC} = 350 \ \mu A \ (max)$  at  $T_a = 25 \ ^{\circ}C$
- (3) Balanced propagation delays:  $t_{PLH} \approx t_{PHL}$
- (4) Wide operating voltage range:  $V_{CC(opr)} = 2.0$  to 6.0 V
- Note: In the case of using only one circuit,  $\overline{CD}$  should be tied to GND, T1  $\cdot$  T2  $\cdot$  Q  $\cdot$   $\overline{Q}$  should be tied to OPEN, the other inputs should be tied to V<sub>CC</sub> or GND.


4. Packaging




5. Pin Assignment



6. Marking



### 7. IEC Logic Symbol




### 8. Truth Table

	Inputs		Out	puts	Note		
А	B		Q	IQ	Note		
	Н	Н	Л	Г	Output Enable		
Х	L	н	LH		Inhibit		
н	Х	Н	L	н	Inhibit		
L		Н	Л		Output Enable		
х	Х	L	L	Н	Reset		

X: Don't care

### 9. Block Diagram



(1)  $C_X$ ,  $R_X$ ,  $D_X$  are external

Capacitor, resistor, and diode, respectively.

(2) External clamping diode,  $D_X$ ;


The external capacitor is charged to  $V_{CC}$  level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and  $C_X$  is discharged mainly through the internal (parasitic) diode. If  $C_X$  is sufficiently large and  $V_{CC}$  drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and  $V_{CC}$  drops slowly, the rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is  $\pm 20$  mA.


In the case of a large  $C_X$ , the limitation of fall time of the supply voltage is determined as follows:  $t_f \geq (V_{CC}$  - 0.7)  $C_X/20~mA$ 

( $t_f$  is the time from the voltage supply turning off to the level of supply voltage reaching 0.4 V<sub>CC</sub>.) In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current.

### 10. System Diagram



### 11. Timing Chart



### 12. Functional Description

#### (1) Stand-by state

The external capacitor is fully charge to  $V_{CC}$  in the stand-by state. That means, before triggering,  $Q_P$  and  $Q_N$  transistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the  $\overline{B}$  input has a falling signal. The other, where the  $\overline{B}$  input is high, and the A input has a rising signal.

After trigger becomes effective, comparators  $C_1$  and  $C_2$  start operating, and  $Q_N$  is turned on. The external capacitor discharges through  $Q_N$ . The voltage level at the T2 node drops. If the T2 voltage level falls to the internal reference voltage  $V_{ref}L$ , the output of  $C_1$  becomes low. The flip-flop is then reset and  $Q_N$  turns off. At that moment  $C_1$  stops but  $C_2$  continues operating.

After  $Q_N$  turns off, the voltage at T2 start rising at a rate determined by the time constant of external capacitor  $C_X$  and resistor  $R_X$ .

After the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage  $V_{ref}H$ , the output of  $C_2$  becomes low, the output Q goes low and  $C_2$  stops its operation. That means, after triggering, when the voltage level of T2 reaches  $V_{ref}H$ , the IC returns to its MONOSTABLE state.

In the case of large value of  $C_X$  and  $R_X$ , and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, ( $t_{wOUT}$ ), is as follows:

 $t_{wOUT}$  = 0.7 ×  $C_X$  ×  $R_X$ 

#### (3) Retrigger operation

When another new trigger is applied to input A or  $\overline{B}$  while in the MONOSTABLE state, it is effective only if the IC is charging  $C_X$ . The voltage level of T2 then falls to  $V_{ref}L$  level again.

Therefore the Q output stays high if the next trigger comes in before the time period set by  $C_X$  and  $R_X$ . If the 2<sup>nd</sup> trigger is very close to previous trigger, such as application during the discharge cycle, the 2<sup>nd</sup> trigger will not be effective.

The minimum time for effective  $2^{nd}$  trigger,  $t_{\rm rr}$  (min), depends on  $V_{CC}$  and  $C_X.$ 

#### (4) Reset operation

In normal operation,  $\overline{CD}$  input is held high. If  $\overline{CD}$  is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also,  $Q_P$  turns on and  $C_X$  is charged rapidly to  $V_{CC}$ . This means if  $\overline{CD}$  input is set low, the IC goes into a wait state.

### 13. Absolute Maximum Ratings (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V <sub>CC</sub>		-0.5 to 7.0	V
Input voltage	V <sub>IN</sub>		-0.5 to V <sub>CC</sub> + 0.5	V
Output voltage	V <sub>OUT</sub>		-0.5 to V <sub>CC</sub> + 0.5	V
Input diode current	I <sub>IK</sub>		±20	mA
Output diode current	I <sub>ОК</sub>		±20	mA
Output current	I <sub>OUT</sub>		±25	mA
V <sub>CC</sub> /ground current	I <sub>CC</sub>		±50	mA
Power dissipation	PD	(Note 1)	500	mW
Storage temperature	T <sub>stg</sub>		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 1: P<sub>D</sub> derates linearly with -8 mW/°C above 85°C.

#### 14. Operating Ranges (Note)

Characteristics	Symbol	Note	Test Condition	Rating	Unit
Supply voltage	V <sub>CC</sub>		—	2.0 to 6.0	V
Input voltage	V <sub>IN</sub>		—	0 to $V_{CC}$	V
Output voltage	V <sub>OUT</sub>		—	0 to $V_{CC}$	V
Operating temperature	T <sub>opr</sub>		—	-40 to 125	°C
Input rise and fall times (CD only)	t <sub>r</sub> ,t <sub>f</sub>		V <sub>CC</sub> = 4.5 V	0 to 50	μs
External capacitor	C <sub>X</sub>	(Note 1)	_	No limitation	F
External resistor	R <sub>X</sub>	(Note 1)	V <sub>CC</sub> = 2.0 V	≥ 5 k	Ω
			$V_{CC} \ge 3.0 \text{ V}$	≥ 1 k	

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either  $V_{CC}$  or GND.

Note 1: The maximum allowable values of  $C_X$  and  $R_X$  are a function of leakage of capacitor  $C_X$ , the leakage of 74HC4538D, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for R<sub>X</sub> > 1 M $\Omega$ .

### **15. Electrical Characteristics**

### 15.1. DC Characteristics (Unless otherwise specified, $T_a = 25$ °C)

Characteristics	Symbol	Test Condition	n	V <sub>CC</sub> (V)	Min	Тур.	Max	Unit
High-level input voltage	V <sub>IH</sub>	—		2.0	1.50	_	_	V
				4.5	3.15	_	_	
				6.0	4.20	_	_	V
Low-level input voltage	VIL	—		2.0			0.50	V
				4.5	_	_	1.35	
				6.0	_	_	1.80	V
High-level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA	2.0	1.9	2.0	_	V
$(Q,\overline{Q})$				4.5	4.4	4.5	_	
				6.0	5.9	6.0	_	
			I <sub>OH</sub> = -4 mA	4.5	4.18	4.31	_	
			I <sub>OH</sub> = -5.2 mA	6.0	5.68	5.80	_	
Low-level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	2.0		0.0	0.1	V
$(Q, \overline{Q})$				4.5		0.0	0.1	
				6.0		0.0	0.1	
			I <sub>OL</sub> = 4 mA	4.5		0.17	0.26	
			I <sub>OL</sub> = 5.2 mA	6.0		0.18	0.26	V
Input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0			±0.1	μA
T2 terminal input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0			±0.5	μA
Quiescent supply current	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		6.0			4.0	μA
Active-state supply current	I <sub>CC(opr)</sub>	$V_{IN} = V_{CC}$ or GND		2.0		40	120	μA
(per circuit)		T2 ext = 0.25 V <sub>CC</sub>		4.5		250	350	
				6.0		450	600	

### 15.2. DC Characteristics (Unless otherwise specified, $T_a = -40$ to 85 °C)

Characteristics	Symbol	Test Conditio	n	V <sub>CC</sub> (V)	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	—		2.0	1.50	—	V
				4.5	3.15	—	
				6.0	4.20	—	
Low-level input voltage	VIL	—		2.0		0.50	V
				4.5		1.35	
				6.0		1.80	
High-level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA	2.0	1.9	—	V
$(Q,\overline{Q})$				4.5	4.4	—	
				6.0	5.9	—	
			I <sub>OH</sub> = -4 mA	4.5	4.13	—	
			I <sub>OH</sub> = -5.2 mA	6.0	5.63	—	
Low-level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	2.0		0.1	V
(Q, Q)				4.5		0.1	
				6.0		0.1	
			I <sub>OL</sub> = 4 mA	4.5		0.33	
			I <sub>OL</sub> = 5.2 mA	6.0		0.33	V
Input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0		±1.0	μA
T2 terminal input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0		±5.0	μA
Quiescent supply current	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		6.0		40.0	μA
Active-state supply current	I <sub>CC(opr)</sub>	$V_{IN} = V_{CC}$ or GND		2.0		160	μA
(per circuit)		T2 ext = 0.25 V <sub>CC</sub>		4.5		400	
				6.0		800	

### 15.3. DC Characteristics (Unless otherwise specified, $T_a$ = -40 to 125 °C)

Characteristics	Symbol	Test Condition	n	V <sub>CC</sub> (V)	Min	Мах	Unit
High-level input voltage	VIH	—		2.0	1.50	_	V
				4.5	3.15	—	]
				6.0	4.20	—	
Low-level input voltage	VIL	—		2.0		0.50	V
				4.5		1.35	
				6.0		1.80	
High-level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA	2.0	1.9	—	V
$(Q, \overline{Q})$				4.5	4.4	—	]
				6.0	5.9	_	
			I <sub>OH</sub> = -4 mA	4.5	3.7	—	
			I <sub>OH</sub> = -5.2 mA	6.0	5.2	_	
Low-level output voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	2.0	_	0.1	V
$(Q, \overline{Q})$				4.5	_	0.1	
				6.0	_	0.1	]
			I <sub>OL</sub> = 4 mA	4.5	_	0.4	
			I <sub>OL</sub> = 5.2 mA	6.0		0.4	
Input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0		±1.0	μA
T2 terminal input leakage current	I <sub>IN</sub>	$V_{IN} = V_{CC}$ or GND		6.0	_	±10.0	μA
Quiescent supply current	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		6.0		80.0	μA
Active-state supply current	I <sub>CC(opr)</sub>	$V_{IN} = V_{CC}$ or GND		2.0		160	μA
(per circuit)		T2 ext = 0.25 V <sub>CC</sub>		4.5	_	400	
				6.0		800	

### 15.4. Timing Requirements (Unless otherwise specified, $T_a = 25$ °C, Input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Limit	Unit
Minimum pulse width	$t_{w(L)}, t_{w(H)}$	—	2.0	—	75	ns
(A, B)			4.5	_	15	
			6.0	_	13	
Minimum pulse width	t <sub>w(L)</sub>	_	2.0	_	75	ns
CD)			4.5	_	15	
			6.0	_	13	
Minimum removal time	t <sub>rem</sub>	_	2.0	_	25	ns
			4.5	_	5	
			6.0	_	4	
Minimum retrigger time	t <sub>rr</sub>	R <sub>X</sub> = 1 kΩ, C <sub>X</sub> = 100 pF	2.0	60	_	ns
			4.5	25	_	1
			6.0	20	_	
		R <sub>X</sub> = 1 kΩ, C <sub>X</sub> = 0.01 μF	2.0	1.8	_	μs
			4.5	0.8	_	
			6.0	0.7	_	

# 15.5. Timing Requirements (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Limit	Unit
Minimum pulse width	$t_{w(L)}, t_{w(H)}$	—	2.0	95	ns
(A, B)			4.5	19	
			6.0	16	
Minimum pulse width	t <sub>w(L)</sub>	_	2.0	95	ns
(CD)			4.5	19	
			6.0	16	
Minimum removal time	t <sub>rem</sub>	_	2.0	30	ns
			4.5	6	
			6.0	5	

### 15.6. Timing Requirements (Unless otherwise specified, T<sub>a</sub> = -40 to 125 °C, Input: t<sub>r</sub> = t<sub>f</sub> = 6 ns)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Limit	Unit
Minimum pulse width	t <sub>w(L)</sub> ,t <sub>w(H)</sub>		2.0	110	ns
(A, B)			4.5	22	
			6.0	19	
Minimum pulse width	t <sub>w(L)</sub>	_	2.0	135	ns
(CD)			4.5	27	
			6.0	23	
Minimum removal time	t <sub>rem</sub>	—	2.0	40	ns
			4.5	8	
			6.0	7	

#### 15.7. AC Characteristics (Unless otherwise specified, C<sub>L</sub> = 15 pF, V<sub>CC</sub> = 5 V, T<sub>a</sub> = 25 °C, Input: t<sub>r</sub> = t<sub>f</sub> = 6 ns)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	t <sub>TLH</sub> ,t <sub>THL</sub>	—	_	6	12	ns
Propagation delay time $(A, \overline{B} - Q, \overline{Q})$	t <sub>PLH</sub> ,t <sub>PHL</sub>	_	_	25	44	
Propagation delay time $(\overline{CD} - \overline{Q}, \overline{Q})$	t <sub>PLH</sub> ,t <sub>PHL</sub>	_	_	25	44	

# 15.8. AC Characteristics (Unless otherwise specified, C<sub>L</sub> = 50 pF, T<sub>a</sub> = 25 °C, Input: t<sub>r</sub> = t<sub>f</sub> = 6 ns)

Characteristics	Symbol	Note	Test Condition	V <sub>CC</sub> (V)	Min	Тур.	Max	Unit
Output transition time	t <sub>TLH</sub> ,t <sub>THL</sub>		—	2.0	_	30	75	ns
				4.5	_	8	15	
				6.0	_	7	13	
Pro <u>p</u> agation delay time	t <sub>PLH</sub> ,t <sub>PHL</sub>		—	2.0		120	250	ns
$(A, \overline{B} - Q, \overline{Q})$				4.5		30	50	
				6.0		25	43	
P <u>rop</u> agat <u>io</u> n delay time	t <sub>PLH</sub> ,t <sub>PHL</sub>		—	2.0		120	250	ns
$(\overline{CD} - Q, \overline{Q})$				4.5		30	50	
				6.0		25	43	
Output pulse width	t <sub>wOUT</sub>		$C_X = 0 F$	2.0	_	540	1200	ns
			R <sub>X</sub> = 5 kΩ (V <sub>CC</sub> = 2.0V)	4.5	_	180	250	
			$R_{X} = 1 k\Omega (V_{CC})$ = 4.5 V, 6.0 V) $C_{X} = 0.01 \mu F$ $R_{X} = 10 k\Omega$	6.0		150	200	
				2.0	70	83	96	μs
				4.5	69	77	85	
				6.0	69	77	85	
			C <sub>X</sub> = 0.1 μF	2.0	0.73	0.79	0.85	ms
			R <sub>X</sub> = 10 kΩ	4.5	0.71	0.75	0.79	
				6.0	0.71	0.75	0.79	
Output pulse width error between circuits (in same package)	$\Delta t_{wOUT}$		—		_	±1	—	%
Input capacitance	C <sub>IN</sub>				_	5	10	pF
Power dissipation capacitance	C <sub>PD</sub>	(Note 1)	_		_	40	_	pF

Note 1: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation.

 $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC'} \times Duty/100 + I_{CC}/2$  (per circuit),

(I<sub>CC'</sub>: Active supply current),

(Duty: %)

# 15.9. AC Characteristics (Unless otherwise specified, $C_L$ = 50 pF, $T_a$ = -40 to 85 °C, Input: $t_r = t_f = 6$ ns)


Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Min	Max	Unit
Output transition time	t <sub>TLH</sub> ,t <sub>THL</sub>	—	2.0	—	95	ns
			4.5	_	19	
			6.0	_	16	
Pro <u>p</u> agation delay time	t <sub>PLH</sub> ,t <sub>PHL</sub>	—	2.0		315	ns
$(A, \overline{B} - Q, \overline{Q})$			4.5		63	
			6.0		54	
Propagation delay time	t <sub>PLH</sub> ,t <sub>PHL</sub>	—	2.0		315	ns
$(\overline{CD} - Q, \overline{Q})$			4.5		63	
			6.0		54	
Output pulse width	t <sub>wOUT</sub>	$C_X = 0 F$ $R_X = 5 k\Omega (V_{CC} = 2.0V)$ $R_X = 1 k\Omega (V_{CC} = 4.5 V, 6.0$	2.0	—	1500	ns
			4.5	_	320	ns
		V)	6.0	_	260	ns
		C <sub>X</sub> = 0.01 μF	2.0	70	96	μS
		R <sub>X</sub> = 10 kΩ	4.5	69	85	μS
			6.0	0 69 85		
		C <sub>X</sub> = 0.1 μF	2.0	0.71	0.86	ms
		R <sub>X</sub> = 10 kΩ	4.5	0.70	0.80	ms
			6.0	0.70	0.80	ms
Input capacitance	C <sub>IN</sub>	—		_	10	pF

# 15.10. AC Characteristics (Unless otherwise specified, $C_L$ = 50 pF, $T_a$ = -40 to 125 °C, Input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Min	Max	Unit
Output transition time	t <sub>TLH</sub> ,t <sub>THL</sub>	_	2.0	_	110	ns
			4.5	_	22	
			6.0	_	19	
Propagation delay time $(A, \overline{B} - Q, \overline{Q})$	t <sub>PLH</sub> ,t <sub>PHL</sub>	_	2.0	_	380	ns
			4.5	_	76	
			6.0	_	65	
Propagation delay time (CD - Q, Q)	t <sub>PLH</sub> ,t <sub>PHL</sub>	_	2.0	_	380	ns
			4.5	_	76	
			6.0	_	65	
Output pulse width	t <sub>wOUT</sub>	$\begin{array}{l} C_X = 0 \ F \\ R_X = 5 \ k\Omega \ (V_{CC} = 2.0 V) \\ R_X = 1 \ k\Omega \ (V_{CC} = 4.5 \ V, \ 6.0 \\ V) \end{array}$	2.0	_	1500	ns
			4.5	_	320	
			6.0	_	260	
		C <sub>X</sub> = 0.01 μF R <sub>X</sub> = 10 kΩ	2.0	70	96	μs
			4.5	69	85	
			6.0	69	85	
		C <sub>X</sub> = 0.1 μF R <sub>X</sub> = 10 kΩ	2.0	0.71	0.87	ms
			4.5	0.70	0.81	
			6.0	0.70	0.81	

6

### 16. Characteristics Curves (Note)




Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



### Package Dimensions

74HC4538D

Unit: mm



Weight: 0.15 g (typ.)

Package Name(s)
Nickname: SOIC16

### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Monostable Multi-vibrator category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below :

NLV74HC4538ADR2G NTE4528B TC74HC4538AP(F) JM38510/31401B2A CD74HC123E 74VHC221AFT(BJ) NTE74123 74HC4538DB.112 74HC123DB.112 74HCT4538D.112 74HCT4538PW.112 74LV123PW.112 LTC6993CDCB-3#TRMPBF LTC6993IDCB-4#TRMPBF LTC6993IDCB-1#TRMPBF LTC6993HDCB-3#TRMPBF 74VHC123AM 74VHC123AMX 74HC4538D NTE4047BT NTE4528BT NTE4047B NTE4098B NTE74LS122 74AHC123AD,112 74AHC123AD-Q100J 74AHC123APW,118 74AHCT123APW,118 74HC123D,652 74HC123D,653 74HC123PW,112 74HC123PW,118 74HC423D 74HC423BQ,115 74HC423D,653 74HC4538D,652 74HC4538D,653 74HCT123D,652 74HCT123D,653 74LV123BQ,115 74LV123D,118 HEF4047BT,652 HEF4047BT,653 HEF4528BT,653 74VHC123AMTCX 74VHC123ASJX MC14538BDWR2G MC74HC4538ADG MC74HC4538ADR2G