TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# 74HC595D

### 8-Bit Shift Register/Latch (3-state)


The 74HC595D is a high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate  $\rm C^2MOS$  technology.

It achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The 74HC595D contains an 8-bit static shift register which feeds an 8-bit storage register.

Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation.

And, since the parallel outputs are 3-state, it can be directly connected to 8-bit bus. This register can be used in serial-to-parallel conversion, data receivers, etc.



Weight P-SOP16-0410-1.27-005

: 0.15 g (typ.)

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### **Features**

- High speed:  $f_{max} = 55 \text{ MHz (typ.)}$  at  $V_{CC} = 5 \text{ V}$
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)}$  at  $T_{a} = 25 \text{°C}$
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Output drive capability: 15 LSTTL loads for QA to QH 10 LSTTL loads for QH'
- Symmetrical output impedance:  $|I_{OH}| = I_{OL} = 6 \text{ mA (min)}$


For QA to QH

 $|I_{OH}| = I_{OL} = 4 \text{ mA (min)}$ 

For QH'

- Balanced propagation delays:  $t_{pLH} \approx t_{pHL}$
- Wide operating voltage range: VCC (opr) = 2 to 6 V


## **Pin Assignment**



# Marking

TBD

## **IEC Logic Symbol**



## **Truth Table**


	Inputs				Function					
SI	SCK	SCLR	RCK	Ġ	Function					
Х	Х	Х	Х	Н	QA thru QH outputs disable					
Х	Х	Х	Х	L	QA thru QH outputs enable					
Х	Х	L	Х	Χ	Shift register is cleared.					
L		Н	Х	Х	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.					
Н		Н	Х	Х	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.					
Х	$\downarrow$	Н	Х	Х	State of S.R. is not changed.					
Х	Х	Х		Х	S.R. data is stored into storage register.					
Х	Х	Х		Х	Storage register stage is not changed.					

2

X: Don't care




# **Timing Chart**



3

## **System Diagram**



## **Absolute Maximum Ratings (Note 1)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	Vcc	−0.5 to 7	V
DC input voltage	VIN	-0.5 to V <sub>CC</sub> + 0.5	V
DC output voltage	Vout	-0.5 to V <sub>CC</sub> + 0.5	V
Input diode current	IIK	±20	mA
Output diode current	lok	±20	mA
DC output current (QH')	la	±25	A
(QA to QH)	Гоит	±35	mA
DC V <sub>CC</sub> /ground current	Icc	±75	mA
Power dissipation	PD	180	mW
Storage temperature	T <sub>stg</sub>	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

4



# **Operating Ranges (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage	Vcc	2 to 6	V
Input voltage	VIN	0 to Vcc	V
Output voltage	Vout	0 to V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>	-40 to 125	°C
		0 to 1000 (V <sub>CC</sub> = 2.0 V)	
Input rise and fall time	t <sub>r</sub> , t <sub>f</sub>	0 to 500 (Vcc = 4.5 V)	ns
		0 to 400 (V <sub>CC</sub> = 6.0 V)	

Note: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either VCC or GND.

### **Electrical Characteristics**

### **DC Characteristics**

Characteristics	Symbol	Test Condition			Т	Ta = 25°C			Ta = -40 to 85°C		Ta = -40 to 125°C		
	-,	Vcc (V)				Min	Тур.	Max	Min	Max	Min	Max	
					2.0	1.50	_	_	1.50	_	1.50	_	
High-level input voltage	VIH		_		4.5	3.15	_	_	3.15	_	3.15	_	V
					6.0	4.20		_	4.20	_	4.20	_	
					2.0	_	_	0.50	_	0.50	_	0.50	
Low-level input voltage	VIL			_	4.5	_	_	1.35	_	1.35	_	1.35	V
					6.0	_	_	1.80	_	1.80	_	1.80	
		.,			2.0	1.9	2.0	_	1.9	_	1.9	_	
	Vон	VIN = VIH	or VIL	$IOH = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	4.4	_	V
					6.0	5.9	6.0	_	5.9	_	5.9	_	
High-level output voltage			QH'	IOH = -4 mA	4.5	4.18	4.31	_	4.13	_	3.7	_	٧
- mp - m - m - g -			QII	IOH = -5.2 mA	6.0	5.68	5.80	_	5.63	_	5.2	_	
			QA to	IOH = -6 mA	4.5	4.18	4.31	_	4.13	_	3.7	_	
			QH	IOH = -7.8  mA	6.0	5.68	5.80	_	5.63	_	5.2		
	VoL	l.,		IOL = 20 μA	2.0	_	0.0	0.1	_	0.1	_	0.1	
		VIN = VIH	or VIL		4.5	_	0.0	0.1	_	0.1	_	0.1	V
					6.0	_	0.0	0.1	_	0.1	_	0.1	
Low-level output voltage			QH'	IOL = 4 mA	4.5	_	0.17	0.26	_	0.33	_	0.4	
				I <sub>OL</sub> = 5.2 mA	6.0	_	0.18	0.26	_	0.33		0.4	V
				IOL = 6 mA	4.5	_	0.17	0.26	_	0.33	_	0.4	V
			QH	IOL = 7.8 mA	6.0	_	0.18	0.26	_	0.33	_	0.4	
3-state output off-state current	loz	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND			6.0	_	_	±0.5	_	±5.0	_	±10.0	μΑ
Input leakage current	IIN	V <sub>IN</sub> = V <sub>CC</sub> or GND			6.0	_	_	±0.1	_	±1.0	_	±1.0	μА
Quiescent supply current	lcc	V <sub>IN</sub> =	V <sub>CC</sub> or	GND	6.0	_	_	4.0	_	40.0		160.0	μА



## Timing Requirements (input: tr = tf = 6 ns)

Characteristics	Symbol		Ta = 25°C		Ta = -40 to 85°C	Ta = -40 to 125°C	Unit	
			V <sub>CC</sub> (V)	Тур.	Limit	Limit	Limit	
Minimum pulse width	tw (H)		2.0	_	75	95	110	
(SCK, RCK)	tw (h)	_	4.5	_	15	19	22	ns
(OOK, KOK)	(VV (L)		6.0	_	13	16	19	
Minimum pulse width			2.0	_	75	95	110	
(SCLR)	tw (L)	_	4.5	_	15	19	22	ns
(6621)			6.0	_	13	16	19	
Minimum set-up time			2.0	_	50	65	75	
(SI-SCK)	ts	_	4.5	_	10	13	15	ns
(0. 001.)			6.0	_	9	11	13	
Minimum set-up time			2.0	_	75	95	110	
(SCK-RCK)	ts	_	4.5	_	15	19	22	ns
(SOLUTION)			6.0	_	13	16	19	
Minimum set-up time			2.0	_	100	125	150	
( SCLR -RCK)	ts	_	4.5	_	20	25	30	ns
(OOLK NON)			6.0	_	17	21	26	
			2.0	_	0	0	0	
Minimum hold time	th	_	4.5	_	0	0	0	ns
			6.0	_	0	0	0	
Minimum removal time			2.0	_	50	65	75	
(SCLR)	t <sub>rem</sub>	_	4.5	_	10	13	15	ns
(001.7)			6.0	_	9	11	13	
			2.0	_	6	5	4	
Clock frequency	f	_	4.5	_	30	25	20	MHz
			6.0	_	35	28	24	

## AC Characteristics (CL = 15 pF, VCC = 5 V, Ta = 25°C, input: tr = tf = 6 ns)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time (QH')	t <sub>TLH</sub>	_	_	4	8	ns
Propagation delay time (SCK-QH')	t <sub>pLH</sub>	_	_	12	21	ns
Propagation delay time ( SCLR -QH')	<sup>t</sup> pHL	_	_	15	30	ns
Maximum clock frequency	f <sub>max</sub>	_	35	77	_	MHz

6



AC Characteristics (input: tr = tf = 6 ns)

		Test Condition			Т	a = 25°	C		a = o 85°C	Ta = -40 to 125°C			
Characteristics	Symbol		CL (pF)	Vcc (V)	Min	Тур.	Max	Min	Max	Min	Max	Unit	
Output transition time (Q <sub>n</sub> )	tTLH tTHL	_	50	2.0 4.5 6.0	_ _ _	25 7 6	60 12 10	_ _ _	75 15 13	_ _ _	90 18 15	ns	
Output transition time (QH')	tTLH tTHL	_	50	2.0 4.5 6.0	_ _ _	30 8 7	75 15 13	_ _ _	95 19 16	_ _ _	115 23 20	ns	
Propagation delay time (SCK-QH')	<sup>t</sup> pLH <sup>t</sup> pHL	_	50	2.0 4.5 6.0	_ _ _	45 15 13	125 25 21		155 31 26	_ _ _	240 48 31	ns	
Propagation delay time (SCLR -QH')	tpHL	_	50	2.0 4.5 6.0	_ _ _	60 18 15	175 35 30		220 44 37	_ _ _	265 53 45	ns	
Propagation delay time	t <sub>р</sub> цн t <sub>р</sub> нц		_	50	2.0 4.5 6.0	_ _ _	60 20 17	150 30 26	_ _ _	190 38 32	_ _ _	265 53 45	ns
(RCK-Q <sub>n</sub> )				150	2.0 4.5 6.0		75 25 22	190 38 32		240 48 41	_ _ _	285 57 48	
Output enable time	<sup>t</sup> pZL	$R_L = 1 \text{ k}\Omega$	50	2.0 4.5 6.0 2.0	_ _ _	45 15 13	135 27 23 175		170 34 29 220	_ _ _	225 45 38 265	ns	
	tpZH		150	4.5 6.0	_ _ _	20 17	35 30		44 37	_ _ _	53 45		
Output disable time	t <sub>pLZ</sub> t <sub>pHZ</sub>	$R_L = 1 \text{ k}\Omega$	50	<ul><li>2.0</li><li>4.5</li><li>6.0</li></ul>	_ _ _	30 15 14	150 30 26	_ _ _	190 38 33	_ _ _	225 45 38	ns	
Maximum clock frequency	fmax	_	50	2.0 4.5 6.0	6 30 35	17 50 59	_ _ _	5 25 28	_ _ _	4 20 24	_ _ _	MHz	
Input capacitance	C <sub>IN</sub>	_			_	3	_	_	_	_	_	pF	
Power dissipation capacitance	C <sub>PD</sub> (Note)	_	-		_	41	_	_	_	_	_	pF	

Note: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:


ICC (opr) = CPD·VCC·fIN + ICC

# **Package Dimensions**

P-SOP16-0410-1.27-005

Unit:mm





Weight: 0.15 g (typ.)

#### RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
  MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
  limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
  automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
  safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
  PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
  TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
   OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below:

74HC85N NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G CD4068BE NL17SG32P5T5G NL17SG86DFT2G
NLV14001UBDR2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G
NLV17SZ126DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G86Z-7 74LVC2G08RA3-7 NLV74HC08ADTR2G
NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G NLX2G86MUTCG 74LVC2G02HD4-7 NLU1G00AMUTCG
74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7 NLX1G99DMUTWG
NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV74VHC04DTR2G NLV27WZ86USG NLV27WZ00USG NLU1G86CMUTCG
NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLV74HC02ADTR2G
NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G NLVVHC1G02DFT1G