

# 74VHCT9541AFT

## 1. Functional Description

- Octal Universal Schmitt Buffer with 3-State Outputs

## 2. General

The 74VHCT9541AFT is an ultra-high-speed octal Schmitt buffer fabricated using silicon-gate CMOS technology.

The 74VHCT9541AFT combines low power consumption of CMOS with Schottky TTL speeds.

The input voltage are compatible with TTL output voltage.

This device may be used as a level converter for interfacing 3.3 V to 5 V system.

The outputs can be put in the high-impedance state by placing a logic HIGH on the Enable ( $\bar{G}$ ) input. The CONT input determines the logical inversion of data. A logic LOW on the CONT input configures the 74VHCT9541AFT as an inverter; a logic HIGH on the CONT input configures the 74VHCT9541AFT as a buffer.

All the inputs have hysteresis between the positive-going and negative-going thresholds. Thus the 74VHCT9541AFT is capable of squaring up transitions of slowly changing input signals and provides an improved noise immunity.

Input protection and output circuit ensure that 0 to 5.5 V can be applied to the input and output (Note) pins without regard to the supply voltage. These structure prevents device destruction due to mismatched supply and input/output voltages such as battery back up, etc.

Note: Output in off-state


## 3. Features

- (1) AEC-Q100 (Rev. H) (Note 1)
- (2) Wide operating temperature range:  $T_{opr} = -40$  to  $125$  °C
- (3) High speed:  $t_{pd} = 6.5$  ns (typ.) at  $V_{CC} = 5.0$  V
- (4) Low power dissipation:  $I_{CC} = 4.0$   $\mu$ A (max) ( $T_a = 25$  °C)
- (5) Compatible with TTL inputs:  $V_{IL} = 0.5$  V (max)  
 $V_{IH} = 2.1$  V (min)
- (6) Power down protection is provided on all inputs.
- (7) Balanced propagation delays:  $t_{PLH} \approx t_{PHL}$
- (8) Input terminals are at the opposite side of Output terminals


Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales representative.

Start of commercial production  
2014-12


## 4. Packaging



## 5. Pin Assignment



## 6. Marking



## 7. Truth Table

Input G	Input CONT	Input An	Output Yn
H	X	X	Z
L	L	L	H
L	L	H	L
L	H	L	L
L	H	H	H

X: Don't care

Z: High impedance

## 8. Absolute Maximum Ratings (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V <sub>CC</sub>		-0.5 to 7.0	V
Input voltage	V <sub>IN</sub>		-0.5 to 7.0	V
Output voltage	V <sub>OUT</sub>	(Note 1)	-0.5 to 7.0	V
		(Note 2)	-0.5 to V <sub>CC</sub> + 0.5	
Input diode current	I <sub>IK</sub>		-20	mA
Output diode current	I <sub>OK</sub>	(Note 3)	±20	mA
Output current	I <sub>OUT</sub>		±25	mA
V <sub>CC</sub> /ground current	I <sub>CC</sub>		±75	mA
Power dissipation	P <sub>D</sub>	(Note 4)	180	mW
Storage temperature	T <sub>stg</sub>		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc.).

Note 1: Output in OFF state.

Note 2: High (H) or Low (L) state. I<sub>OUT</sub> absolute maximum rating must be observed.

Note 3: V<sub>OUT</sub> < GND, V<sub>OUT</sub> > V<sub>CC</sub>

Note 4: 180 mW in the range of T<sub>a</sub> = -40 to 85 °C. From T<sub>a</sub> = 85 to 125 °C a derating factor of -3.25 mW/°C shall be applied until 50 mW.

## 9. Operating Ranges (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V <sub>CC</sub>		4.0 to 5.5	V
Input voltage	V <sub>IN</sub>		0 to 5.5	V
Output voltage	V <sub>OUT</sub>	(Note 1)	0 to 5.5	V
		(Note 2)	0 to V <sub>CC</sub>	
Operating temperature	T <sub>opr</sub>		-40 to 125	°C

Note: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either V<sub>CC</sub> or GND.

Note 1: Output in OFF state.

Note 2: High (H) or Low (L) state.

## 10. Electrical Characteristics

### 10.1. DC Characteristics (Unless otherwise specified, $T_a = 25^\circ\text{C}$ )

Characteristics	Symbol	Test Condition		$V_{CC}$ (V)	Min	Typ.	Max	Unit	
Positive threshold voltage	$V_P$	—		4.5	—	—	1.90	V	
				5.5	—	—	2.10		
Negative threshold voltage	$V_N$	—		4.5	0.50	—	—	V	
				5.5	0.60	—	—		
Hysteresis voltage	$V_H$	—		4.5	0.40	—	1.40	V	
				5.5	0.40	—	1.50		
High-level output voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50 \mu\text{A}$ $I_{OH} = -8 \text{ mA}$	4.5	4.4	4.5	—	V	
				4.5	3.94	—	—		
Low-level output voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50 \mu\text{A}$ $I_{OL} = 8 \text{ mA}$	4.5	—	0.0	0.1	V	
				4.5	—	—	0.36		
3-state output OFF-state leakage current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		5.5	—	—	$\pm 0.25$	$\mu\text{A}$	
Input leakage current	$I_{IN}$	$V_{IN} = 5.5 \text{ V}$ or GND		0 to 5.5	—	—	$\pm 0.1$	$\mu\text{A}$	
Quiescent supply current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND		5.5	—	—	4.0	$\mu\text{A}$	
	$I_{CCT}$	Per input: $V_{IN} = 3.4 \text{ V}$ Other input: $V_{CC}$ or GND		5.5	—	—	1.35	$\text{mA}$	
Output leakage current (Power-OFF)	$I_{OPD}$	$V_{OUT} = 5.5 \text{ V}$		0	—	—	0.5	$\mu\text{A}$	

### 10.2. DC Characteristics (Unless otherwise specified, $T_a = -40$ to $85^\circ\text{C}$ )

Characteristics	Symbol	Test Condition		$V_{CC}$ (V)	Min	Max	Unit	
Positive threshold voltage	$V_P$	—		4.5	—	1.90	V	
				5.5	—	2.10		
Negative threshold voltage	$V_N$	—		4.5	0.50	—	V	
				5.5	0.60	—		
Hysteresis voltage	$V_H$	—		4.5	0.40	1.40	V	
				5.5	0.40	1.50		
High-level output voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50 \mu\text{A}$ $I_{OH} = -8 \text{ mA}$	4.5	4.4	—	V	
				4.5	3.80	—		
Low-level output voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50 \mu\text{A}$ $I_{OL} = 8 \text{ mA}$	4.5	—	0.1	V	
				4.5	—	0.44		
3-state output OFF-state leakage current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		5.5	—	$\pm 2.5$	$\mu\text{A}$	
Input leakage current	$I_{IN}$	$V_{IN} = 5.5 \text{ V}$ or GND		0 to 5.5	—	$\pm 1.0$	$\mu\text{A}$	
Quiescent supply current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND		5.5	—	40.0	$\mu\text{A}$	
	$I_{CCT}$	Per input: $V_{IN} = 3.4 \text{ V}$ Other input: $V_{CC}$ or GND		5.5	—	1.50	$\text{mA}$	
Output leakage current (Power-OFF)	$I_{OPD}$	$V_{OUT} = 5.5 \text{ V}$		0	—	5.0	$\mu\text{A}$	

10.3. DC Characteristics (Unless otherwise specified,  $T_a = -40$  to  $125$  °C)

Characteristics	Symbol	Test Condition		$V_{CC}$ (V)	Min	Max	Unit
Positive threshold voltage	$V_P$	—		4.5	—	1.90	V
				5.5	—	2.10	
Negative threshold voltage	$V_N$	—		4.5	0.50	—	V
				5.5	0.60	—	
Hysteresis voltage	$V_H$	—		4.5	0.40	1.40	V
				5.5	0.40	1.50	
High-level output voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50\ \mu A$	4.5	4.4	—	V
			$I_{OH} = -8\ mA$	4.5	3.70	—	
Low-level output voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50\ \mu A$	4.5	—	0.1	V
			$I_{OL} = 8\ mA$	4.5	—	0.55	
3-state output OFF-state leakage current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		5.5	—	$\pm 10.0$	$\mu A$
Input leakage current	$I_{IN}$	$V_{IN} = 5.5\ V$ or GND		0 to 5.5	—	$\pm 2.0$	$\mu A$
Quiescent supply current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND		5.5	—	80.0	$\mu A$
Quiescent supply current	$I_{CCT}$	Per input: $V_{IN} = 3.4\ V$ Other input: $V_{CC}$ or GND		5.5	—	1.50	$mA$
Output leakage current (Power-OFF)	$I_{OPD}$	$V_{OUT} = 5.5\ V$		0	—	20.0	$\mu A$

10.4. AC Characteristics (Unless otherwise specified,  $T_a = 25$  °C, Input:  $t_r = t_f = 3\ ns$ )

Characteristics	Symbol	Note	Test Condition	$V_{CC}$ (V)	$C_L$ (pF)	Min	Typ.	Max	Unit
Propagation delay time ( $A_n - Y_n$ )	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	—	6.5	8.5	ns
					50	—	8.6	11.5	
Propagation delay time (CONT - $Y_n$ )	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	—	8.2	10.5	ns
					50	—	10.8	14.5	
3-state output enable time	$t_{PZL}, t_{PZH}$		$R_L = 1\ k\Omega$	$5.0 \pm 0.5$	15	—	6.9	8.5	ns
					50	—	9.1	12.5	
3-state output disable time	$t_{PLZ}, t_{PHZ}$		$R_L = 1\ k\Omega$	$5.0 \pm 0.5$	50	—	7.4	11.5	ns
Output skew	$t_{osLH}, t_{osHL}$	(Note 1)	—	$5.0 \pm 0.5$	50	—	—	1.0	ns
Input capacitance	$C_{IN}$			—	—	—	4	10	$pF$
Output capacitance	$C_{OUT}$			—	—	—	9	—	$pF$
Power dissipation capacitance	$C_{PD}$	(Note 2)	$f_{IN} = 1\ MHz$	—	16	—	—	—	$pF$

Note 1: Parameter guaranteed by design. ( $t_{osLH} = |t_{PLHM} - t_{PLHN}|$ ,  $t_{osHL} = |t_{PHLM} - t_{PHLN}|$ )

Note 2:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation.

$$I_{CC(\text{opr})} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/8 \text{ (per bit)}$$

**10.5. AC Characteristics**(Unless otherwise specified,  $T_a = -40$  to  $85^\circ\text{C}$ , Input:  $t_r = t_f = 3\text{ ns}$ )

Characteristics	Symbol	Note	Test Condition	$V_{CC}$ (V)	$C_L$ (pF)	Min	Max	Unit
Propagation delay time (An - Yn)	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	1.0	10.0	ns
					50	1.0	13.0	
Propagation delay time (CONT - Yn)	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	1.0	12.0	ns
					50	1.0	17.0	
3-state output enable time	$t_{PZL}, t_{PZH}$		$R_L = 1\text{ k}\Omega$	$5.0 \pm 0.5$	15	1.0	10.0	ns
					50	1.0	14.5	
3-state output disable time	$t_{PLZ}, t_{PHZ}$		$R_L = 1\text{ k}\Omega$	$5.0 \pm 0.5$	50	1.0	13.0	ns
Output skew	$t_{osLH}, t_{osHL}$	(Note 1)	—	$5.0 \pm 0.5$	50	—	1.0	ns
Input capacitance	$C_{IN}$			—	—	—	10	pF

Note 1: Parameter guaranteed by design. ( $t_{osLH} = |t_{PLHM} - t_{PLHN}|$ ,  $t_{osHL} = |t_{PHLM} - t_{PHLN}|$ )**10.6. AC Characteristics**(Unless otherwise specified,  $T_a = -40$  to  $125^\circ\text{C}$ , Input:  $t_r = t_f = 3\text{ ns}$ )


Characteristics	Symbol	Note	Test Condition	$V_{CC}$ (V)	$C_L$ (pF)	Min	Max	Unit
Propagation delay time (An - Yn)	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	1.0	11.0	ns
					50	1.0	14.0	
Propagation delay time (CONT - Yn)	$t_{PLH}, t_{PHL}$		—	$5.0 \pm 0.5$	15	1.0	13.0	ns
					50	1.0	19.0	
3-state output enable time	$t_{PZL}, t_{PZH}$		$R_L = 1\text{ k}\Omega$	$5.0 \pm 0.5$	15	1.0	11.0	ns
					50	1.0	16.0	
3-state output disable time	$t_{PLZ}, t_{PHZ}$		$R_L = 1\text{ k}\Omega$	$5.0 \pm 0.5$	50	1.0	14.0	ns
Output skew	$t_{osLH}, t_{osHL}$	(Note 1)	—	$5.0 \pm 0.5$	50	—	1.0	ns
Input capacitance	$C_{IN}$		—	—	—	—	10	pF

Note 1: Parameter guaranteed by design. ( $t_{osLH} = |t_{PLHM} - t_{PLHN}|$ ,  $t_{osHL} = |t_{PHLM} - t_{PHLN}|$ )**11. Noise Characteristics (Unless otherwise specified,  $T_a = 25^\circ\text{C}$ , Input:  $t_r = t_f = 3\text{ ns}$ )**

Characteristics	Symbol	Test Condition		$V_{CC}$ (V)	Typ.	Limit	Unit
Quiet output maximum dynamic $V_{OL}$	$V_{OLP}$	$C_L = 50\text{ pF}$		5.0	1.0	1.5	V
Quiet output minimum dynamic $V_{OL}$	$V_{OLV}$	$C_L = 50\text{ pF}$		5.0	-0.3	-1.5	V
Minimum high-level dynamic input voltage	$V_{IHD}$	$C_L = 50\text{ pF}$		5.0	—	2.1	V
Maximum low-level dynamic input voltage	$V_{ILD}$	$C_L = 50\text{ pF}$		5.0	—	0.5	V

## Package Dimensions

Unit: mm



Weight: 0.071 g (typ.)

Package Name(s)

Nickname: TSSOP20B

# X-ON Electronics

Largest Supplier of Electrical and Electronic Components

***Click to view similar products for [Flip-Flops](#) category:***

***Click to view products by [Toshiba](#) manufacturer:***

Other Similar products are found below :

[NLV74HC74ADTR2G](#) [74F574SC](#) [NLV14013BDR2G](#) [NLV74HC74ADR2G](#) [MC10EP131MNG](#) [MC74AC74DTR2](#) [74VHC574FT\(BJ\)](#)  
[HT4093ARZ](#) [SN74HC374ANSR](#) [CD4528BE](#) [CD4027BE](#) [RS74HC74XQ](#) [RS1G79XC5](#) [RS574XTSS20](#) [CD40106BM-JSM](#)  
[SN74ABT273PWRE4](#) [CLVC2G74QDCURG4Q1](#) [CD4067TA24.TB](#) [CD4013SA.TR](#) [AIP74HCT14TA14.TB](#) [HSN74LVC1G14DBVR](#)  
[CD4013BPWRG](#) [CD4013BDRG](#) [CD4528SA16.TR](#) [AIP74HC273SA.TB](#) [SN74HCS74QDYYRQ1](#) [CD4013TA14.TB](#) [SN74LS107N](#)  
[SN74LS374DWR](#) [SN74LVC2G14DC\(LX\)](#) [74VHCT574AFT](#) [TC4013BF\(EL,N,F\)](#) [74VHCT9541AFT](#) [74LCX374FT\(AJ\)](#)  
[TC7WZ74FK,LXGJ\(CT\)](#) [74LCX374FT](#) [74VHC174FT\(TB,BJ\)](#) [TC7WH74FK,LJ](#) [SN74HC374PW\(LX\)](#) [SN74LVC1G17DC\(LX\)](#)  
[SN74HC174DR\(LX\)](#) [SN74HC112N\(LX\)](#) [SN74HC74DR\(LX\)](#) [CD40174BE\(LX\)](#) [CD40175BE\(LX\)](#) [SN74LS374N](#) [SN74HC173N](#)  
[SN74HC107DR\(LX\)](#) [SN74HC107N\(LX\)](#) [SN74LS174DR\(LX\)](#)