## TOSHIBA BiCD Process Integrated Circuit Silicon Monolithic

## TB62212FTAG

## PWM Chopper Type Dual-Stepping Motor Driver

The TB62212FTAG is a PWM chopper type dual-stepping motor driver.

Two stepping motor drivers can drive up to four brushed DC motors. Incorporating two pairs of H -bridge drivers, the TB62212FTAG can drive two DC motors or a single stepping motor.

## Features

- Single-chip motor driver for bipolar stepping motor control


Weight: 0.14 g (typ.)

- Monolithic IC structured by BiCD process.
- Low ON-resistance: $\mathrm{R}_{\mathrm{on}}=2.2 \Omega$
(Upper and lower sum of P - and N -channel output transistors: $\mathrm{Tj}=25^{\circ} \mathrm{C} @ 0.6 \mathrm{~A}$ typ.)
In large mode, ON -resistance of combined H -bridges is: $\mathrm{R}_{\mathrm{on}}=1.1 \Omega$ (Upper and lower sum of P - and N -channel output transistors: $\mathrm{Tj}=25^{\circ} \mathrm{C} @ 0.6$ A typ.)
- Over-current detection (ISD), thermal shutdown (TSD) and VM power-on reset circuits
- Since the IC incorporates a VCC regulator for internal circuit operation, an external power supply (5 V) is not required.
- Package: Quad leadless package with a backside heat sink (QFN48-P-0707-0.50: 0.5-mm lead pitch)
- Maximum output withstand voltage: 40 V
- Output current: $2.0 \mathrm{~A}(\max )$ in DC ( S ) mode; 1.5 A (max) in Stepping ( S ) mode
- Chopping frequency can be set by external oscillator. High-speed chopping is possible at 100 kHz or higher.

Note) This product is sensitive to electrostatic discharge. Please handle with care

| ESD | Weak pin | value | condition |
| :---: | :---: | :---: | :---: |
| HBM | $4,6,8,10,27,29,31,33$ | -1.2 kV | Reference 19pin (VM) |

## Block Diagram and Pin Layout (Brushed DC Motor(S) $\times 4$-Axis Control Mode)



Note 1: GND wiring: We recommend that a heat sink be grounded at any parts, and the board and output pins be grounded at only one contact point. Take the heat dissipation into consideration when designing the board. When in controlling the setting pins for each mode by SW, those pins should be pulled up to power supply like $\mathrm{V}_{\mathrm{CC}}$ or pulled down to GND not to go into a high-impedance (Hi-Z) state.
Utmost care is necessary in the design of the output line, $\mathrm{V}_{\mathrm{M}}$ line and GND line since IC may be destroyed due to short-circuit between outputs, to supply, or to ground.
Especially for those pins that are connected to power supply and get a large current flow (such as $\mathrm{V}_{\mathrm{M}}, \mathrm{RS}$, OUT and GND), they should be properly wired; otherwise troubles including destruction may occur to this IC. If the logic input pins are not wired properly, malfunction that would destroy the IC may occur due to a large current exceeding the absolute maximum ratings.
Care should be taken in the design of board layouts and implementation of the IC.
Note 2: Mode (2, 1, 0)
$(\mathrm{H}, \mathrm{H}, \mathrm{H})=$ stepper_S $\times 2$
$(H, H, L)=D C \_L \times 2$
$(\mathrm{H}, \mathrm{L}, \mathrm{H})=$ stepper_L
$(H, L, L)=$ DC_S $\times 4$
$(\mathrm{L}, \mathrm{H}, \mathrm{H})=$ DC_L + stepper_s
$(L, H, L)=$ DC_S $\times 2+$ stepper_s

Pin Assignment

| Pin <br> No. | Function | $\begin{gathered} (1) \\ \text { Stepping }(S) \times 2 \end{gathered}$ | $\begin{gathered} (2) \\ \mathrm{DC} \\ (\mathrm{~L}) \times 2 \end{gathered}$ | $\begin{gathered} (3) \\ \text { Stepping (L) } \end{gathered}$ | $D C \stackrel{(4)}{(S) \times 4}$ | $\begin{gathered} (5) \\ D C(L)+ \\ \text { Stepping (S) } \end{gathered}$ | $(6)$ $D C(S) \times 2+$ Stepping (S) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | No connect | No connect | No connect | No connect | No connect | No connect | No connect |
| 2 | PHASE_C | Phase input for C | IN1 input for C and D | Phase input for C and D | IN1 input for C | Phase input for C | Phase input for C |
| 3 | PHASE_D | Phase input for D | PWM for C and D | - | IN1 input for D | Phase input for D | Phase input for D |
| 4 | OUT_A- | Negative output for motor A | Negative output for motors A and B | Negative output for motors A and B | Negative output for motors A | Negative output for motors A and B | Negative output for motor A |
| 5 | GND | Ground for A | Ground for A | Ground for A | Ground for A | Ground for A | Ground for A |
| 6 | OUT_A+ | Positive output for motor A | Positive output for motors A and B | Positive output for motors A and B | Positive output for motor A | Positive output for motors A and B | Positive output for motor A |
| 7 | GND | Ground | Ground | Ground | Ground | Ground | Ground |
| 8 | OUT_B+ | Positive output for motor B | Positive output for motors A and B | Positive output for motors A and B | Positive output for motor B | Positive output for motors A and B | Positive output for motor B |
| 9 | GND | Ground for B | Ground for B | Ground for B | Ground for B | Ground for B | Ground for B |
| 10 | OUT_B- | Negative output for motor B | Negative output for motors A and B | Negative output for motors A and B | Negative output for motor B | Negative output for motors A and B | Negative output for motor B |
| 11 | Vref_A | Vref for A | Vref for A and B | Vref for A and B | Vref for A | Vref for A and B | Vref for A |
| 12 | Vref_B | Vref for B | - | - | Vref for B | - | Vref for B |
| 13 | No connect | No connect | No connect | No connect | No connect | No connect | No connect |
| 14 | Vref_C | Vref for C | Vref for C and D | Vref for C and D | Vref for C | Vref for C | Vref for C |
| 15 | $\mathrm{V}_{\text {ref_D }}$ | Vref for D | - | - | Vref for D | Vref for D | Vref for D |
| 16 | Rs_B | Power supply for B | Power supply for $A$ and $B$ | Power supply for $A$ and $B$ | Power supply for B | Power supply for B | Power supply for B |
| 17 | Rs_B | Power supply for B | Power supply for $A$ and $B$ | Power supply for $A$ and $B$ | Power supply for B | Power supply for B | Power supply for B |
| 18 | GND | Logic ground | Logic ground | Logic ground | Logic ground | Logic ground | Logic ground |
| 19 | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{M}}$ reference monitor | $\mathrm{V}_{\mathrm{M}}$ reference monitor | $\mathrm{V}_{\mathrm{M}}$ reference monitor | $\mathrm{V}_{\mathrm{M}}$ reference monitor | $\mathrm{V}_{\mathrm{M}}$ reference monitor | $\mathrm{V}_{\mathrm{M}}$ reference monitor |
| 20 | Rs_C | Power supply for C | Power supply for C | Power supply for C | Power supply for C | Power supply for C | Power supply for C |
| 21 | Rs_C | Power supply for C | Power supply for C | Power supply for C | Power supply for C | Power supply for C | Power supply for C |
| 22 | Digital tBLANK_AB | - | tBLANK setting (Note) | - | tBLANK setting (Note) | tBLANK setting (Note) | tBLANK setting (Note) |
| 23 | Digital tBLANK_CD | - | tBLANK setting (Note) | - | tBLANK setting (Note) | - | - |
| 24 | Mode 2 | High | High | High | High | Low | Low |
| 25 | Mode 1 | High | High | Low | Low | High | High |
| 26 | Mode 0 | High | Low | High | Low | High | Low |
| 27 | OUT_C- | Negative output for motor C | Negative output for motors C and D | Negative output for motors C and D | Negative output for motor C | Negative output for motor C | Negative output for motor C |
| 28 | GND | Ground for C | Ground for C | Ground for C | Ground for C | Ground for C | Ground for C |
| 29 | OUT_C+ | Positive output for motor C | Positive output for motors C and D | Positive output for motors C and D | Positive output for motor C | Positive output for motor C | Positive output for motor C |
| 30 | GND | Ground | Ground | Ground | Ground | Ground | Ground |


| Pin <br> No. | Function | (1) Stepping $(\mathrm{S}) \times 2$ | $\text { DC } \stackrel{(2)}{(\mathrm{L})} \times 2$ | (3) <br> Stepping (L) | $D C \stackrel{(4)}{(S) \times 4}$ | $\begin{gathered} (5) \\ D C(L)+ \\ \text { Stepping (S) } \\ \hline \end{gathered}$ | $(6)$ $D C(S) \times 2+$ Stepping $(S)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | OUT_D+ | Positive output for motor D | Positive output for motors C and D | Positive output for motors C and D | Positive output for motor D | Positive output for motor D | Positive output for motor D |
| 32 | GND | Ground for D | Ground for D | Ground for D | Ground for D | Ground for D | Ground for D |
| 33 | OUT_D- | Negative output for motor D | Negative output for motors C and D | Negative output for motors C and D | Negative output for motor D | Negative output for motor D | Negative output for motor D |
| 34 | ENABLE_D | Enable input for D | - | - | IN2 input for D | Enable input for D | Enable input for D |
| 35 | ENABLE_C | Enable input for C | IN2 input for C and D | Enable input for C and D | IN2 input for C | Enable input for C | Enable input for C |
| 36 | No connect | No connect | No connect | No connect | No connect | No connect | No connect |
| 37 | ENABLE_B | Enable input for B | - | - | IN2 input for B | - | IN2 input for B |
| 38 | ENABLE_A | Enable input for A | IN2 input for $A$ and B | Enable input for $A$ and $B$ | IN2 input for A | IN2 input for $A$ and B | IN2 input for A |
| 39 | Rs_D | Power supply for D | Power supply for C and D | Power supply for C and D | Power supply for D | Power supply for D | Power supply for D |
| 40 | Rs_D | Power supply for D | Power supply for C and D | Power supply for C and D | Power supply for D | Power supply for D | Power supply for D |
| 41 | OSCM | OSCM | OSCM | OSCM | OSCM | OSCM | OSCM |
| 42 | $\mathrm{V}_{\mathrm{CC}}$ | Regulator monitor | Regulator monitor | Regulator monitor | Regulator monitor | Regulator monitor | Regulator monitor |
| 43 | Rs_A | Power supply for A | Power supply for A | Power supply for A | Power supply for A | Power supply for A | Power supply for A |
| 44 | Rs_A | Power supply for A | Power supply for A | Power supply for A | Power supply for A | Power supply for A | Power supply for A |
| 45 | PHASE_A | Phase input for A | IN1 input for $A$ and B | Phase input for $A$ and $B$ | IN1 input for A | IN1 input for $A$ and B | IN1 input for A |
| 46 | PHASE_B | Phase input for B | PWM for A and B | - | IN1 input for B | PWM for A and B | IN1 input for B |
| 47 | No connect | No connect | No connect | No connect | No connect | No connect | No connect |
| 48 | No connect | No connect | No connect | No connect | No connect | No connect | No connect |

Pin 22,23 Note: L: No tBLANK
H: tBLANK = OSCM $\times 3$

## Descriptions of Motor Drive Modes

(1) Stepping ( S ) $\times 2$ control mode pin name and assignment
(2) DC (L) $\times 2$ control mode pin name and assignment
(3) Stepping (L) $\times 1$ control mode pin name and assignment
(4) DC (S) $\times 4$ control mode pin name and assignment

Mode (2, 1, 0)=(H, H, H)
Mode (2, 1, 0)=(H, H, L)
Mode (2, 1, 0) $=(\mathrm{H}, \mathrm{L}, \mathrm{H})$

Mode (2, 1, 0) $=(\mathrm{H}, \mathrm{L}, \mathrm{L})$
(5) Stepping (S) $\times 1$ control mode $+\mathrm{DC}(\mathrm{L}) \times 1$ control mode pin name and assignment $\operatorname{Mode}(2,1,0)=(\mathrm{L}, \mathrm{H}, \mathrm{H})$
(6) Stepping (S) $\times 1$ control mode $+\mathrm{DC}(\mathrm{S}) \times 2$ control mode pin name and assignment $\quad$ Mode $(2,1,0)=(\mathrm{L}, \mathrm{H}, \mathrm{L})$
*: In the modes that include $\operatorname{DC}(\mathrm{S})$ mode, the digital tBLANK time can be separately set for each axis pair, axes A and $B$ and axes $C$ and $D$.
In $D C(S) \times 4$-axis control mode, the external short brake function cannot be used. Thus, the short brake operation should be performed by using the IN1 and IN2 inputs.

The motor drive Mode $(2,1,0)=(H, L, L)$ is provided only for Toshiba testing and must not be used during normal operation.

Note 1: In Combination mode, such as Stepping (L) and DC (L) modes, the impedance outside the IC should be balanced.

Note 2: In large mode, if the impedance of wiring to mutually connected output transistors is unbalanced, the current that flows through the transistor also becomes unbalanced and may exceed the absolute maximum rating of the transistor, thus permanently damaging the transistors.

## H-bridge Combination (connection method) for Each Type of Motor Driver <br> Stepping Motor (S) Combination



DC Motor (S) Combination


०: Indicates an IC output pin connected to a motor.

Stepping Motor (L) Combination


## DC Motor (L) Combination



○: Indicates an IC output pin connected to a motor

## Output Control Circuit, Current Feedback Circuit, and Current Setting Circuit for Motor Driver

Note: Logic input pins are internally connected to pull-down resistors of about $100 \mathrm{k} \Omega$. However, connect those pins to GND if not used, or it may lead to malfunction.


Output Equivalent Circuit of $A / B-$ unit (C/D-unit conforms to $A / B-u n i t$.


## Input Equivalent Circuits



Input Signal Functions (Stepping motor mode)

| Input |  |  |  |  | Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PHASE | ENABLE | M_MODE | VCCR (Note 1) Or $\mathrm{V}_{\mathrm{MR}}$ | Operation of TSD/ISD (Note 2) |  |
| H | H | STEP | H | L | Output+: High, Output-: Low |
| L | H | STEP | H | L | Output-: High, Output+: Low |
| H | L | STEP | H | L | When ENABLE $=\mathrm{L}$, output current of the respective phase is turned off. |
| H | H | STEP | H | L | Normal operation |
| H | H | - | L | L | Standby mode |
| H | H | - | H | H | Standby mode when TSD/ISD triggered. Remains until powered on again. |

Note 1: $V_{C C R}$ and $V_{M R}$
High when the operable range ( 3 V typical) or higher and Low when lower.
When one of $V_{C C R}$ or $V_{M R}$ is operating, the system is halted (OR relationship).
Note 2: High when the overheat detection circuit (TSD) or the over-current detection circuit (ISD) is in operation. When one of TSD or ISD is operating, the system shuts down or goes into stand-by mode (OR relationship).

Note 3: Function of TSD and ISD Until the POR is released again after the TSD or the ISD is triggered, the detection circuit remains activated and the IC is halted.

## 1. PHASE Input Pin Function (Stepping motor mode)

This pin indicates the current polarity used in driving a stepping motor. When in 2 -phase excitation drive mode, motor can be rotated by changing the mode of this pin in phase $\mathrm{A} / \mathrm{B}$ into sequential mode.

| Input | Function |
| :---: | :--- |
| $H$ | Positive polarity $(A: H, \bar{A}: L)$ |
| $L$ | Negative polarity $(A: L, \bar{A}: H)$ |

## 2. ENABLE Input Pin Function (Stepping motor mode)

Select whether to activate the output of the respective phases when driving a stepping motor. By controlling this pin, motor can be halted in OFF mode or can be driven in 1-2 phase excitation mode.

Upon start-up and shutdown, this pin should be set to Low to avoid malfunction.

| Input | Function |
| :---: | :--- |
| H | Output of the corresponding channel: ON |
| L | Output of the corresponding channel: OFF |

## 3. Function Table for Motor Drive Mode Selection

Motor drive modes can be selected depending on the type of motors to be driven.
The configuration of H -bridge drivers and control category are changed according to the selected mode.
There is basically no need to change drive modes during motor operation. Thus, the TB62212FTAG does not support dynamic mode switching.

Changing the settings of these pins changes the functions and timing of control pins.
The setting of mode select pins must not be changed after the TB62212FTAG is powered on.

| MODE 0 | MODE 1 | MODE 2 | Drive Mode |
| :---: | :---: | :---: | :---: |
| H | H | H | Stepping (S) $\times 2$ |
| L | H | H | DC (L) (Combination) $\times 2$ |
| H | L | H | Stepping (L) (Combination) $\times 1$ |
| L | L | H | DC (S) $\times 4$ |
| H | H | L | DC (L) (Combination) $\times 1+$ Stepper S |
| L | H | L | DC (S) $\times 2+$ Stepper S |
| H | L | L | Inhibit (For Toshiba testing only) |
| L | L | L | Standby mode |

## Stepping Motor Mode

This mode is used to drive stepping motors.The tBLANK time is specified as a fixed analog value (about 300 ns ). Each motor is controlled via two logic control inputs, PHASE (current direction) and ENABLE (ON/OFF), and via the Vref input for constant-current control.

## Brushed DC Motor Mode

This mode is used to drive brushed DC motors.
The tBLANK time can be specified as a fixed analog value, or as three OSC cycles in digital tBLANK mode, where OSC is a reference signal for chopper circuit.
When DC motors are driven under PWM control, a discharge current spike can occur due to a varistor. To prevent this current spike from erroneously tripping the constant-current sensor, the constant-current sensor is digitally blanked for a period of time that is determined by tBLANK, which is derived from the OSC signal.
Using this blanking function enables constant-current limiter control, as well as external PWM control. An over-current can be observed only during blank times.

## Combination Mode

The Combination mode, such as DC (L) and Stepper (L) modes, can be selected when two units of H-bridges with the same characteristics are operated in parallel.
In this mode, the actual ON-resistance is reduced by half while the current capability is doubled.
(Specifications actually include the thermal capacitance as well. See electrical characteristics for more details.)
To use this mode, the power supply, ground, and output pins that have identical names should be shorted together on the board.
At the same time, the wirings of a board should be routed to balance the impedance at each pin. Otherwise, the shorted pins may experience a current imbalance and more current may flow into either one of them than the other.

## 4. D_tBLANK Input Pin Function (only in DC Motor mode)

| D_tBLANK | Motor Drive Mode |
| :---: | :---: |
| L | OFF: Digital Blank Time $=$ OSC $\times 0$ |
| $H$ | ON: Digital Blank Time $=$ OSC $\times 3$ |

Note: When D_tBLANK is Low, only the analog tBLANK time is provided.

## 5. Control Signal Functions in Brushed DC Motor Mode 1 (in DC (L) $\times 2$-Axis Control Mode)

| Control Input |  |  | State of the Output Stage |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { IN1 } \\ \text { (PHASE pin) } \end{gathered}$ | $\begin{gathered} \text { IN2 } \\ \text { (ENABLE pin) } \\ \hline \end{gathered}$ | PWM <br> (Short brake) | OUT+ | OUT- | Mode |
| H | H | H | L | L | Short brake |
|  |  | L |  |  |  |
| L | H | H | L | H | Forward/reverse |
|  |  | L | L | L | Short brake |
| H | L | H | H | L | Reverse/forward |
|  |  | L | L | L | Short brake |
| L | L | H | $\begin{aligned} & \text { OFF } \\ & \text { (High-Z) } \end{aligned}$ | $\begin{gathered} \text { OFF } \\ \text { (High-Z) } \end{gathered}$ | Stop |
|  |  | L |  |  |  |

When the TB62212FTAG enters the modes in which the short brake pin is not used such as DC (S) $\times 4$ mode, the PWM input is held High.
6. Control Signal Functions in Brushed DC Motor Mode 2 (in DC (S) $\times 4$-Axis Control Mode)

| Control Input |  | State of the Output Stage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| IN1 <br> (PHASE pin) | IN2 <br> (ENABLE pin) | OUT+ | OUT- | Mode |
| H | H | L | L | Short brake |
| L | H | L | H | Forward/reverse |
| H | L | H | L | Reverse/forward |
| L | L | OFF <br> (High-Z) | OFF <br> (High-Z) | Stop |

## External PWM Control Function

The motor speed can be controlled by applying $0-\mathrm{V}$ and $5-\mathrm{V}$ (higher than TTL level) PWM signals at the PWM pin.
In PWM mode, the PWM chopper circuit alternates between on and short brake.
When the PWM speed control is not required, the PWM pin (short brake pin) must be held High.
When the constant-current limiter is used, the TB62212FTAG enters 37.5\% Mixed Decay mode after an output current reaches the predefined current value. The dead band time is internally inserted to prevent a shoot-through current eliminating the need of special arrangement.

The short brake function is disabled in Stepping Motor mode (Large or Small).
Stepping motors can also be driven in Brushed DC motor mode.
To perform such operation, the short brake function should not be used and the D_tBLANK pin should be set Low.
At the same time, input signal functions should also be confirmed.

Absolute Maximum Ratings ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Logic supply voltage | Internal $\mathrm{V}_{\mathrm{CC}}$ | 6 | V |  |
| Output voltage | $\mathrm{V}_{\mathrm{M}}$ | 40 | V |  |
| Output current | $\mathrm{l}_{\text {out }}(\mathrm{ST}$ _S $)$ | 1.5 | A/phase | (Note 1) |
|  | $\mathrm{l}_{\text {out ( }}(\mathrm{ST}$-L) | 1.8 | A/phase |  |
|  | lout (DC_S) | 2.0 | A/phase |  |
|  | $l_{\text {out ( }}(\mathrm{DC}$ L) | 4.0 | A/phase |  |
| Current detect pin voltage | $\mathrm{V}_{\mathrm{RS}}$ | $\mathrm{V}_{\mathrm{M}} \pm 4.5$ | V |  |
| Logic input voltage | $\mathrm{V}_{\text {IN }}$ | -0.4 to 6.0 | V |  |
| Constant current reference voltage input pin | $V_{\text {ref }}$ | GND to 4.2 V | V |  |
| Power dissipation | PD | 1.4 | W | (Note 2) |
|  |  | 3.2 |  | (Note 3) |
| Operating temperature | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC with adequate margin per phase with respect to the absolute maximum ratings.

Note 2: Measured for the IC only. ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )
Note 3: Measured when mounted on the board. $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
Ta: IC ambient temperature
Topr: IC ambient temperature when starting operation
$\mathrm{T}_{\mathrm{j}}$ : IC chip temperature during operation. $\mathrm{T}_{\mathrm{j}}(\max )$ is controlled by TSD (thermal shutdown circuit).

## Absolute Maximum Ratings

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

If the voltage or current on any pin exceeds the absolute maximum rating, the device's internal circuitry can be destroyed, degraded, or damaged, which may lead to destruction, damage, or degradation of peripheral circuitry or parts.

When designing the operating environment and the usage environment, please make sure that the absolute maximum ratings are not exceeded under any operating conditions.

Use the actual applications within the above-listed operating range.

Operating Ranges ( $\mathrm{Ta}=0$ to $85^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal logic power supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | - | (Automatically generated) | 4.5 | 5.0 | 5.5 | V |
| Motor power supply voltage | $\mathrm{V}_{\mathrm{M}}$ | - |  | 10 | 24 | 38 | V |
| Motor output current | Iout (ST_S) | - | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, per phase | - | 0.3 | 1.0 | A |
|  | $\mathrm{I}_{\text {out }}(\mathrm{ST}$ _L) | - | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, per phase | - | 0.6 | 1.5 |  |
|  | $\mathrm{l}_{\text {out }}(\mathrm{DC}=$ S $)$ | - | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, per phase | - | 1.0 | 1.9 |  |
|  | Iout (DC_L) | - | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, per phase | - | 2.0 | 3.8 |  |
| Logic input voltage | $\mathrm{V}_{\text {IN }}$ | - | - | GND | 3.3 | 5.0 | V |
| Chopping frequency setting range | $\mathrm{f}_{\text {chop }}$ | - | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | 100 | 150 | kHz |
| $\mathrm{V}_{\text {ref }}$ voltage | $V_{\text {ref }}$ | - | $\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$ | GND | 3.0 | 4.0 | V |
| Current detect pin voltage | $\mathrm{V}_{\mathrm{RS}}$ | - | $\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$ | 0 | $\pm 1.0$ | $\pm 1.5$ | V |

Note: Use the maximum junction temperature $\left(\mathrm{T}_{\mathrm{j}}\right)$ at $120^{\circ} \mathrm{C}$ or less. The Maximum current cannot be used under certain thermal conditions.

Electrical Characteristics 1 (Unless otherwise specified, $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=\mathbf{2 4} \mathrm{V}$ )

| Characteristics |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic input voltage | High | $\mathrm{V}_{\text {IN }}(\mathrm{H})$ | 1 | Logic input pins | 2.0 | 3.3 | 5.4 | V |
|  | Low | VIN (L) |  |  | $\begin{gathered} \text { GND } \\ -0.4 \end{gathered}$ | GND | 0.8 |  |
| Logic input hysteresis |  | His | 1 | Logic input pins | 0.1 | 0.2 | 0.5 | V |
| Logic input current |  | I IN (H) | 2 | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Input pins with resistor | - | 50 | 70 | $\mu \mathrm{A}$ |
|  |  | I ( L ) |  |  | - | - | 1.0 |  |
| Power dissipation ( $\mathrm{V}_{\mathrm{M}} \mathrm{pin}$ ) |  | $\mathrm{I}_{\mathrm{M} 1}$ | 3 | OUT OPEN (ENABLE ALL = L), Output all off | - | 1.0 | 2.0 | mA |
|  |  | $\mathrm{I}_{\mathrm{M} 2}$ |  | OUT OPEN, fPWM $=100 \mathrm{kHz}$ Logic active, Output off | - | 8 | 10 |  |
| Output leakage current | Upper side | IOH | 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{RS}}=\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}, \\ & \text { ENABLE } A L L=\mathrm{L} \end{aligned}$ | -1 | - | - | $\mu \mathrm{A}$ |
|  | Lower side | $\mathrm{I}_{\mathrm{OL}}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{RS}}=\mathrm{V}_{\mathrm{M}}=\mathrm{V}_{\text {out }}=24 \mathrm{~V}, \\ & \text { ENABLE ALL }=\mathrm{L} \end{aligned}$ | - | - | 1.0 | $\mu \mathrm{A}$ |
| Output current differential |  | $\Delta l_{\text {out1 }}$ | 7 | Differences between output current channels $\mathrm{I}_{\text {out }}=0.6 \mathrm{~A}$ | -5 | - | 5 | \% |
| Output current setting differential |  | $\Delta \mathrm{l}_{\text {out2 }}$ | 7 | $\mathrm{l}_{\text {out }}=0.6 \mathrm{~A}$ | -5 | - | 5 | \% |
| RS pin current |  | IRS | 8 | $\begin{aligned} & \mathrm{V}_{\mathrm{RS}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=24 \mathrm{~V}, \\ & \text { ENABLE ALL }=\mathrm{L} \text { (All halted) } \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Output transistor drain-source ON-resistance |  | $\mathrm{R}_{\text {on }}$ (DS: Upper/Lowersides) S | 9 | $\mathrm{I}_{\text {out }}=0.6 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \text {, }$ <br> Drain-source, (Upper + Lower) <br> Small Mode | - | 2.2 | 2.6 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{R}_{\text {on }}(\mathrm{DS}: \\ & \text { Upper/Lower- } \\ & \text { sides) } \mathrm{L} \end{aligned}$ |  | $\mathrm{I}_{\text {out }}=0.6 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$, <br> Drain-source, (Upper + Lower) <br> Large Mode | - | 1.1 | 1.3 |  |

Electrical Characteristics 2 (Unless otherwise specified, $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{M}}=\mathbf{2 4} \mathrm{V}$ )

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ref }}$ input voltage | $V_{\text {ref }}$ | 10 | ENABLE = H, <br> Output on | GND | 2.0 | 4.0 | V |
| $V_{\text {ref }}$ input current | Iref | 10 | ENABLE = L, <br> Output off, $\mathrm{V}_{\text {ref }}=3.0 \mathrm{~V}$ | 0 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ref }}$ attenuation ratio | $V_{\text {ref }}$ (gain) | 6 | ENABLE $=\mathrm{H}$, <br> Output on, $\mathrm{V}_{\text {ref }}=2.0 \mathrm{~V}$ | 1/4.8 | 1/5.0 | 1/5.2 | - |
| TSD temperature | $\mathrm{T}_{\mathrm{j}}$ TSD <br> (Note 1) | 11 | - | 130 | - | 170 | ${ }^{\circ} \mathrm{C}$ |
| Internal $\mathrm{V}_{\mathrm{CC}}$ return voltage | $V_{\text {CCR }}$ | 12 | ENABLE $=\mathrm{H}$ | 2.0 | 3.0 | 4.0 | V |
| $\mathrm{V}_{\mathrm{M}}$ return voltage | $\mathrm{V}_{\mathrm{MR}}$ | 13 | ENABLE $=\mathrm{H}$ | 7.0 | 8.0 | 9.0 | V |
| Detection current of over-current detection circuit | ISD (Note 2) | 14 | $\mathrm{f}_{\text {chop }}=100 \mathrm{kHz}$ set | - | 2.8 | - | A |

Note 1: Thermal shut down (TSD) circuit
When the IC junction temperature reaches the specified value and become overheated under irregular conditions causing the TSD circuit to be activated, the internal halt circuit is activated shutting down all the outputs to off (Hi-Z).
When the temperature is set between $130^{\circ} \mathrm{C}(\mathrm{min})$ to $170^{\circ} \mathrm{C}(\mathrm{max})$, the TSD circuit operates.
When the TSD circuit is activated, output is halted until the POR is released.
Note 2: Over-current detection circuit
When the current exceeding the specified value flows to the output under irregular conditions, the internal halt circuit is activated switching all the outputs to off.
Until the POR is released, the over-current detection circuit remains activated.
For permanent fail-safe operation, be sure to add a fuse to the $\mathrm{V}_{\mathrm{M}}$ power supply.
AC Characteristics $\left(\mathbf{T a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=\mathbf{2 4} \mathrm{V}, 6.8 \mathrm{mH} / 5.7 \Omega\right)$

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic input frequency | f Logic |  | - | 1.0 | - | 200 | kHz |
| Minimum signal pulse width | $\mathrm{t}_{\mathrm{w}}$ (tLogic) |  | - | 100 | - | - | ns |
|  | twp |  |  | 50 | - | - |  |
|  | twn |  |  | 50 | - | - |  |
| Output transistor switching characteristic | $t_{r}$ |  | Output load: $6.8 \mathrm{mH} / 5.7 \Omega$ | - | 0.1 | - | $\mu \mathrm{S}$ |
|  | $\mathrm{t}_{\mathrm{f}}$ |  |  | - | 0.1 | - |  |
|  | $\mathrm{t}_{\mathrm{pLH}}$ (INX) |  | Signal to OUT <br> Output load: $6.8 \mathrm{mH} / 5.7 \Omega$ | - | 1 | - |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ (INX) |  |  | - | 1.5 | - |  |
|  | $\mathrm{t}_{\mathrm{pLH}}$ (OSC) |  | OSC_M to OUT Output load: $6.8 \mathrm{mH} / 5.7 \Omega$ | - | 0.5 | - |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ (OSC) |  |  | - | 1 | - |  |
| PWM ON-duty minimum width | tPWM (Min) |  | When in DC motor mode Output load: $6.8 \mathrm{mH} / 5.7 \Omega$ | 2 | - | - | $\mu \mathrm{S}$ |
| Noise rejection dead band time | tBLANK_AB (L) <br> tBLANK_CD (L) |  | $l_{\text {out }}=0.6 \mathrm{~A}, \mathrm{~V}_{\mathrm{M}}=24 \mathrm{~V}$ <br> Analog tBLANK value | 200 | 300 | 400 | ns |
|  | tBLANK_AB (H) tBLANK_CD (H) |  | $\begin{aligned} & I_{\text {out }}=0.6 \mathrm{~A}, \mathrm{fOSC} \\ & \text { fosc_M } \mathrm{M} \text { cycle } \times 3 \end{aligned}$ | 4.0 | 5.0 | 6.0 | $\mu \mathrm{S}$ |
| OSC_M reference signal oscillation frequency | fosc_M |  | $\mathrm{C}_{\text {osc }}=220 \mathrm{pF}$ | 600 | 800 | 1000 | kHz |
| Chopping frequency range | $\mathrm{f}_{\text {chop }}$ |  | Output active ( $\mathrm{l}_{\text {out }}=1.0 \mathrm{~A}$ ) | 40 | 100 | 150 | kHz |
| Chopping frequency | $\mathrm{f}_{\text {chop }}$ |  | $\begin{aligned} & \text { Output active ( } \left.\mathrm{l}_{\text {out }}=0.6 \mathrm{~A}\right) \\ & \text { OSC }=800 \mathrm{kHz} \end{aligned}$ | - | 100 | - | kHz |

## Mixed Decay Mode Current Waveform and Settings

NF is the point where the output current reaches the set current value. When controlling the constant current, the Mixed Decay Mode ratio that determines the current oscillation amplitude (pulsating current) is set to $37.5 \%$.


MDT (Mixed Decay Timing) point: 37.5\%

## Mixed Decay Mode Waveform (Current waveform)



When NF Point Comes after the Mixed Decay Timing


## When Output Current > Set Current in Mixed Decay Mode



## Calculation of Set Current

Determining $R_{R S}$ and $V_{\text {ref }}$ determines the set current value.

$$
\mathrm{I}_{\text {out }}=\mathrm{V}_{\text {ref }(\text { gain })} \times \frac{\mathrm{V}_{\text {ref }}(\mathrm{V})}{\mathrm{R}_{\mathrm{RS}}(\Omega)}
$$

$V_{\text {ref }}$ (gain): $V_{\text {ref }}$ attenuation ration is $1 / 5.0$ (typ.)
For example, when

$$
\mathrm{V}_{\mathrm{ref}}=1.5 \mathrm{~V}, \mathrm{RRS}=1.0 \Omega \text {, }
$$

The value of the motor constant current (Peak current) can be obtained as follows.
$\mathrm{I}_{\text {out }}=1.5 \mathrm{~V} / 5.0 / 1.0 \Omega=0.30 \mathrm{~A}$

## Calculating the Oscillation Frequency (Chopping reference frequency)

The OSC oscillation frequency ( $\mathrm{f}_{\mathrm{osc}}$ ) and the chopping frequency ( $\mathrm{f}_{\mathrm{chop}}$ ) can be calculated by the following formula:

$$
\mathrm{f}_{\mathrm{Osc}}=61820 \times \mathrm{C}(\mathrm{pF})^{\wedge}-0.8043(\mathrm{kHz})
$$

When $\mathrm{C}_{\mathrm{osc}}=220 \mathrm{pF}$ is connected, $\mathrm{f}_{\mathrm{osc}}=810 \mathrm{kHz}$.
At this time, the actual chopping frequency of the stepping motor is $1 / 8$ the OSC oscillation frequency, which is, $810 / 8=101 \mathrm{kHz}$.

## IC Power Dissipation

IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit.

## Power Consumed by the Power Transistor <br> (calculated with $R_{\text {on }}=2.2 \Omega$ which is the total Ron of upper and lower transistor)

Power is consumed by the upper and lower transistors of the H -bridges. The following formula expresses the power consumed by the transistors of a single H -bridge.

$$
\begin{equation*}
\mathrm{P}(\text { out })=\mathrm{I}_{\text {out }}(\mathrm{A}) \times \mathrm{V}_{\mathrm{DS}}(\mathrm{~V}) \times \mathrm{H} \text {-switch } \times 2=\mathrm{I}_{\text {out }}{ }^{2} \times \mathrm{R}_{\text {on }}(\text { upper/lower }) \times \mathrm{H} \text {-switch } \times 2 . \tag{1}
\end{equation*}
$$

The average power dissipation for output under 2-phase excitation operation when the output current waveform becomes the perfect rectangular waveform can be calculated as follows.

Under the conditions of $R_{\text {on }}($ upper/lower $)=2.2 \Omega(@ 1.0 \mathrm{~A})$, $\mathrm{I}_{\text {out }}($ Peak: Max$)=0.6 \mathrm{~A}, \mathrm{Vm}=24 \mathrm{~V}$,

```
P}(\mathrm{ out unit })=0.6(A)2\times2.2(\Omega)\timesH-switch \times 2
\[
\begin{equation*}
=1.584(\mathrm{~W}) \tag{2}
\end{equation*}
\]
```


## Power Consumed by the Logic Block and IM

Power dissipation of the logic block and IM is calculated as follows by separating it into the one at operation and the one at stop.

$$
\mathrm{I}(\mathrm{IM} 2)=8.0 \mathrm{~mA}(\text { typ. }): \text { at operation }
$$

Output section (total of current consumed by the circuits connected to VM and current consumed by output switching) is connected to $\mathrm{V}_{\mathrm{M}}(24 \mathrm{~V})$.

Power dissipation is calculated as follows:

$$
\begin{aligned}
\mathrm{P}(\mathrm{IM}) & =24(\mathrm{~V}) \times 0.008(\mathrm{~A}) . \\
& =0.192(\mathrm{~W})
\end{aligned}
$$

$\qquad$

## Power Dissipation

Thus, power dissipation for a single unit $(\mathrm{P})$ is determined as follows by (2) and (3) above.

$$
\mathrm{P}=\mathrm{P}(\text { out unit })+\mathrm{P}(\mathrm{IM})=1.776(\mathrm{~W})
$$

In the actual motor current, the effective current changes depending on the rotation frequency, which causes the consumption current to change.

For thermal design on the board, evaluate by mounting the IC and complete the design with adequate margin.

## Output Transistor Operating Mode



Charge mode (Charges coil power)


Slow mode
(Slightly attenuates coil power)


Fast mode
(Drastically attenuates coil power)

## Output Transistor Operation Functions

| Mode | U1 | U2 | L1 | L2 |
| :---: | :---: | :---: | :---: | :---: |
| Charge | ON | OFF | OFF | ON |
| Slow | OFF | OFF | ON | ON |
| Fast | OFF | ON | ON | OFF |

Note: The above table is an example where current flows in the direction of the arrows in the above figures. When the current flows in the opposite direction, see the table below.

| Mode | U1 | U2 | L1 | L2 |
| :---: | :---: | :---: | :---: | :---: |
| Charge | OFF | ON | ON | OFF |
| Slow | OFF | OFF | ON | ON |
| Fast | ON | OFF | OFF | ON |

## Output Transistor Operation Mode 2

## Sequence of Mixed Decay Mode



The constant current is controlled by changing mode from Charge $\rightarrow$ Slow $\rightarrow$ Fast

## $P_{D}-T a(P a c k a g e$ Power Dissipation)


(1) IC only: $\mathrm{R}_{\text {th }}(\mathrm{j}-\mathrm{a}): 113^{\circ} \mathrm{C} / \mathrm{W}$
(2) When mounted on the board ( $100 \mathrm{~mm} \times 200 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) : 37 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ typ.

## Operating Time for Over-current Detection Circuit

## ISD Dead Band Time and ISD Operating Time

OSC


The over-current detection circuit has a dead band time to prevent erroneous detection of IRR or spike current at switching. The dead band time being synchronized with the frequency of the OSC for setting chopping frequency is expressed as follows.

Dead band time $=4 \times$ OSC cycle

Time required to stop the output after over-current flows into the output stage is expressed as follows.
Minimum time $=5 \times$ OSC cycle (Including the maximum value of synchronization time of one OSC cycle) Maximum time $=8 \times$ OSC cycle

Note that the above-mentioned operating times are achieved only when over-current flows as it is expected. Depending on the timing of output control mode, the circuit may not be triggered.

Thus, to ensure safe operation, please insert a fuse in the motor power supply.
The capacity of the fuse is determined according to the usage conditions. Please select one whose capacity does not exceed the power dissipation for the IC to avoid any operating problems.

## tBLANK (noise rejection dead band time)

The TB62212FTAG incorporates two different dead band times (blank times) for different motors to be driven so as to prevent malfunctions because of switching noise.

## 1. Analog tBLANK Functions

The noise rejection dead band time (analog tBLANK) defined by the AC characteristics of the motor block is fixed within the IC. It is mainly used to avoid misjudging the IRR (diode recovery current) when a stepping motor is driven by constant current.

It is fixed within the IC and thus cannot be altered.

## 2. Digital tBLANK (in Brushed DC Motor mode)

Unlike the analog tBLANK, the digital tBLANK time, specified when the initial setup mode is selected, is generated digitally from an external chopping period. This blank time is used to prevent false detections of over-current conditions due to recovery currents of a varistor generated during PWM operation of DC motors in DC Motor mode.

When Stepping Motor mode is selected via the mode select pins, the digital tBLANK time is nullified ( 0 $\mu \mathrm{s}$ ) and the analog tBLANK time, which is internally fixed, becomes effective.

Since this blank time is generated based on the OSC_M signal, the time can be adjusted by changing the OSC_M signal frequency.
(Please note that the characteristics other than the blank time, such as motor chopping frequency and the dead band time inserted at power on, are also changed when the OSC_M signal frequency is changed.)

## Digital tBLANK Insertion Timing in Brushed DC Motor Mode



The digital tBLANK time is inserted immediately after the switching timing of externally applied PWM signals, IN1, IN2 and SB (such as the switching timing between short brake and charging), and also when the charging in constant-current chopper drive is started.

The digital tBLANK time becomes effective only in DC Motor mode.
The TB62212FTAG enters $37.5 \%$ Mixed-Decay mode when starting DC motor operation. In this mode, the TB62212FTAG stays in Charge mode for the first 3 CLK cycles of the whole period, which is also a digital tBLANK time. Thus, depending on the timing, operation mode might be switched directly to Fast-Decay mode.

## Application Circuit

The values for the respective devices are all recommended values.
For values under each input condition, see the above-mentioned operating ranges.
(In this example, $\mathrm{V}_{\text {ref }}=1.5 \mathrm{~V}, \mathrm{f}_{\text {chop }}=100 \mathrm{kHz}$, Motor 1: 0.3 A , Motor 2: 0.3 A )


Note: Adding bypass capacitor is recommended if necessary.
Make sure that GND wiring has only one contact point.
To input the data, see the section on the recommended input data.
If the signal setting is inappropriate, an unexpected large current may flow, causing damage to the IC.

The IC may be destroyed due to short-circuit between output pins, to supply, or to ground. Design an output line, $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{V}_{\mathrm{M}}\right)$ line and GND line with great care. Also, extremely high voltage will be applied to the IC when the IC is mounted in the wrong orientation, which causes the IC to be destroyed. Always confirm the pin assignment and the position of pin 1 before mounting and using the IC.

## Package Dimensions

QFN48-P-0707-0.5


Heatsink on the bottom: $5.4 \mathrm{~mm} \times 5.4 \mathrm{~mm}$
Corner chamfers: C0.5
Chamfer radius: 3-R0.2

## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

## 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations

## Notes on Handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
(2) Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
(3) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over-current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(4) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
(5) Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.
If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, over-current or IC failure can cause smoke or ignition. (The over-current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

## Points to Remember on Handling of ICs

(1) Over-current Protection Circuit

Over-current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over-current protection circuits operate against the over-current, clear the over-current status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over-current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over-current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.
(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately. Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.
(3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature $(\mathrm{Tj})$ at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.
(4) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by Toshiba manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E SLA7026M MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801 LB11851FA-BH NCV70627DQ001R2G

