TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic

TB9081FG


Automotive GATE-driver for Brushless motor

TB9081FG is Pre-driver IC automotive for brushless motor. Fail-safe relay pre-drivers are also built in in addition to 3-phase pre-drivers.

The charge pump, the motor current detection circuit, the oscillator, and the SPI communication circuit are built in.

The miscellaneous abnormal detections are carried and the operation after failure detection conditions and failure detections can be set up. About each setup, these can set up through a SPI communication.

Also, it has built-in ABIST / LBIST functions for diagnosing the normal operation of the miscellaneous abnormal detection function.



Weight: 0.35 g (typ.)

Features

- 3-phase pre-drivers : PWM control to 20kHz
- Build-in fail-safe relay pre-drivers

TOSHIBA

- Build-in Charge Pump
- High response Current Detection circuit
- Miscellaneous-abnormal-detection circuits (Under voltage (VB, VCC) / Over voltage (VCC) / Over temp. / FET short-circuit detection)
- Build-in ABIST/LBIST functions
- Operating voltage range : VB=4.5 to 28V, VCC=3.0 to 5.5V
- Operational temperature range : -40 to 125°C
- Package : LQFP-64pin (0.5mm pitch)
- AEC-Q100 Qualified
- TM-SIL[™]
 - Developed according to ISO 26262 ASIL-D
 - Safety Manual and Safety Analysis Report
 - > Functional redundancy and built-in ABIST and LBIST
 - > SPI interface with CRC check

The product(s) is/are compatible with RoHS regulations (EU directive 2011 / 65 / EU) as indicated, if any, on the packaging label ("[[G]]/RoHS COMPATIBLE", "[[G]]/RoHS [[Chemical symbol(s) of controlled substance(s)]]", "RoHS COMPATIBLE" or "RoHS COMPATIBLE, [[Chemical symbol(s) of controlled substance(s)]]>MCV").

Table of contents

Internal block diagram

Package pin layout (top view)

Pin description

Functional descriptions

- (1) Charge pump circuit
- (2) Pre-drivers
- (3) Current detector
- (4) Oscillator/divider
- (5) Abnormal detection circuit
 - (5-1) VB1/VB2 under voltage detection
 - (5-2) VCC1/VCC2 under voltage detection
 - (5-3) VCC1/VCC2 over voltage detection
 - (5-4) Over temperature detection
 - (5-5) Short-circuit detection
 - (5-6) Oscillation frequency monitoring
- (6) ALARM input circuit
- (7) EN_CP input circuit
- (8) ABIST function
- (9) SPI Communication circuit
 - (9-1) SPI communication operation
 - (9-2) Register map

Absolute maximum ratings

Electrical characteristics


Reference circuit diagram

PACKAGE

Revision history

RESTRICTIONS ON PRODUCT USE


Internal block diagram



Notes 1: Some of the functional blocks, circuit, or constants in the block diagram may be omitted or simplified for explanatory purpose. (including individual block diagram)



Package pin layout (top view)



Pin description

Pin No.	Symbol	Input/output	Definition	Pull-Up	/Down	Notes
1	RUI	IN	U-Phase Motor Relay Input	Pull-Down	50kΩ	-
2	RVI	IN	V-Phase Motor Relay Input	Pull-Down	50kΩ	-
3	VCC2	Power supply	Power supply 2 (3.3V or 5V)	-	-	-
4	RWI	IN	W-Phase Motor Relay Input	Pull-Down	$50k\Omega$	-
5	PGND1	GND	Power GND1	-	-	-
6	RUO	OUT	U-Phase Motor Relay Output	-	-	push-pull
7	RVO	OUT	V-Phase Motor Relay Output	-	-	push-pull
8	RWO	OUT	W-Phase Motor Relay Output	-	-	push-pull
9	NC	-	-	-	-	-
10	LWO	OUT	Pre-Driver Output LW	-	-	push-pull
11	LVO	OUT	Pre-Driver Output LV	-	-	push-pull
12	LUO	OUT	Pre-Driver Output LU	-	-	push-pull
13	PGND2	GND	Power GND2	-	-	-
14 15	HS SHU	IN IN	High-side Drain Input Motor Connect PIN U-phase	-	-	-
15	VCPL		Charge-pump voltage (for low sides)		-	-
10	CP2L	Power supply OUT	2nd Charge Pump Drive Output	-	-	- push-pull
18	SHV	IN	Motor Connect PIN V-phase	-	-	pusii-puii
10	CP1L	OUT	1st Charge Pump Drive Output	-	-	- push-pull
20	SHW	IN	Motor Connect PIN W-phase	-	-	-
20	CP2H	IN/OUT	2nd Charge Pump Output			_
22	VCPH	Power supply	Charge-pump voltage (for high sides)	-	-	-
23	CP1H	IN/OUT	1st Charge Pump Output	-	-	-
24	VB2	Power supply	Power Supply2 (Battery 12V)	-	-	-
25	VB1	Power supply	Power Supply1 (Battery 12V)	-	-	-
26	HWO	OUT	Pre-Driver Output HW	-	-	push-pull
27	HVO	OUT	Pre-Driver Output HV	-	-	push-pull
28	HUO	OUT	Pre-Driver Output HU	-	-	push-pull
29	BR2O	OUT	BR2 Power supply relay Output	-	-	push-pull
30	BR10	OUT	BR1 Power supply relay Output	-	-	push-pull
31	PGND3	GND	Power GND 3	-	-	-
32	EN_CP	IN	Charge-pump enable signal	Pull-Down	50kΩ	-
33	BR2I	IN	BR2 Power supply relay Input	Pull-Down	50kΩ	-
34	BR1I	IN	BR1 Power supply relay Input	Pull-Down	$50 k\Omega$	-
35	HWI	IN	Pre-Driver Input HW	Pull-Down	$50 k\Omega$	-
36	HVI	IN	Pre-Driver Input HV	Pull-Down	$50 k\Omega$	-
37	HUI	IN	Pre-Driver Input HU	Pull-Down	$50k\Omega$	-
38	LUI	IN	Pre-Driver Input LU	Pull-Down	$50 k\Omega$	-
39	LVI	IN	Pre-Driver Input LV	Pull-Down	$50 k\Omega$	-
40	LWI	IN	Pre-Driver Input LW	Pull-Down	$50 k\Omega$	-
41	/CS	IN	SPI chip select	Pull-Up	$50k\Omega$	-
42	SCK	IN	SPI clock input	Pull-Down	$50k\Omega$	-
43	VCC1	Power supply	Power supply 1 (3.3V or 5V)	-	-	-
44	SDIN	IN	SPI input	Pull-Down	$50 k\Omega$	-
45	SDOUT	OUT	SPI Output	-	-	push-pull
46	AGND1	GND	The GND 1 for analog circuits	-	-	-
47	VRO	OUT	Reference voltage amplifier Output	-	-	-
48	VRI	IN	Reference voltage amplifier input	-	-	-
49 50	AMP30	OUT	Current-detection amplifier Output 3	-	-	push-pul
50	AMP3N	IN	Current-detection amplifier input 3 (-)	-	-	-
51 52	AMP3P AMP2O	IN OUT	Current-detection amplifier input 3 (+) Current-detection amplifier Output 2	-	-	- push-pul
52 53	AMP20 AMP2N	IN	Current-detection amplifier Output 2 Current-detection amplifier input 2 (-)	-	-	pusn-pui
53 54	AMP2N AMP2P	IN	Current-detection amplifier input 2 (-)	-	-	-
54 55	VCC_OP	Power supply	The power supply for Current-detection amplifier (5V/3.3V)	-	-	-
55 56	AMP10	OUT	Current-detection amplifier Output 1	-	-	- push-pul
57	AMP10	IN	Current-detection amplifier input 1 (-)	-	-	-
58	AMP1P	IN	Current-detection amplifier input 1 (+)	-	-	-
59	AGND2	GND	The ground 2 for analog circuits	-	-	-
60	NDIAG	OUT	Error Output Pin	-	-	push-pul
61	CLKOUT	OUT	Clock output	-	-	push-pul
62	ALARM2	IN	Pre-driver enable 2	Pull-Down	50kΩ	-
			Test terminal	Pull-Down	50kΩ	
63	TEST	IN	Testienninai		;)()K()	-

•Description of an internal signal name

Internal signal	Description	St	ate
name	Description	Н	L
abst_pass	Normal signal of ABIST	ABIST normal	ABIST abnormal
abst_end	End signal of ABIST	ABIST end	ABIST unfinished
gate_en_u	Pre-driver output enabling signal (U phase)	Enable	Disable
gate_en_v	Pre-driver output enabling signal (V phase)	Enable	Disable
gate_en_w	Pre-driver output enabling signal (W phase)	Enable	Disable
gate_en_r	Pre-driver output enabling signal (relay)	Enable	Disable
gate_off_u	Error output signal (Pre-driver output enabling, U phase)	Enable	Disable
gate_off_v	Error output signal (Pre-driver output enabling, V phase)	Enable	Disable
gate_off_w	Error output signal (Pre-driver output enabling, W phase)	Enable	Disable
gate_off_r	Error output signal (Pre-driver output enabling, relay)	Enable	Disable
cp_en	Enabling signal for charge pump circuit	Enable	Disable
cp_off	Error output signal (charge pump circuit enabling)	Enable	Disable
vbl1	VB1/VB2 under voltage detection signal 1	Detection	Release
vbl2	VB1/VB2 under voltage detection signal 2	Detection	Release
vcl1	VCC1/VCC2 under voltage detection signal 1	Detection	Release
vcl2	VCC1/VCC2 under voltage detection signal 2	Detection	Release
por_x	Internal reset signal	Reset release	Reset
vch	VCC1/VCC2 over voltage detection signal	Detection	Release
vphh	VCPH clamp voltage detection signal	Detection	Release
tsd1det	Over temperature detection signal1	Detection	Release
tsd2det	Over temperature detection signal2	Detection	Release
tsd3det	Over temperature detection signal3	Detection	Release
shuho	Short-circuit detection signal (U phase low side)	Detection	Release
shvho	Short-circuit detection signal (V phase low side)	Detection	Release
shwho	Short-circuit detection signal (W phase low side)	Detection	Release
shulo	Short-circuit detection signal (U phase high side)	Detection	Release
shvlo	Short-circuit detection signal (V phase high side)	Detection	Release
shwlo	Short-circuit detection signal (W phase high side)	Detection	Release

<Usage power supply/GND list>

Symbol	Pin name	Function/Application
Vb	VB1,VB2	Battery power supply
Vcc	VCC1,VCC2	External 5V/3.3V power supply
Vccop	VCC_OP	The power supply for current detection amplifier (5V/3.3V)
Vcph	VCPH	Charge pump voltage (for high sides)
Vcpl	VCPL	Charge pump voltage (for low sides)
AGND	AGND1,AGND2	GND for analog circuitry
PGND	PGND1,PGND2,PGND3	Power GND

Functional descriptions

(1) Charge pump circuit

TB9081FG build in Charge pump for Pre-Drivers and it can control external Nch MOSFETs directly. Two charge pump voltages the object for the high side drive of a motor and the object for the relay drive of a motor, and for the low side drive of a motor is generated.

The charge pump voltage (Vcph) for a high side drive and a relay drive control by an internal circuit, and if Vcph goes up to Vb+12V (Typ.), a charge pump will suspend operation. Furthermore, in consideration of an overvoltage state, if Vcph goes up to 37V (Typ.), a charge pump will stop, and if Vcph is less than 36.5V (Typ.), a charge pump will resume operation.

The charge pump voltage (Vcpl) for a low side drive is generated from Vcph. If Vcpl goes up to 16V (Typ.), a clamp will start and it will not become the voltage more than clamp voltage.

It is possible to build the switching circuit (CP_SW) in the Vb side of a charge pump circuit, to make a transistor turn off by CP_SW, and to stop the supply to Vcph from Vb. Vcc voltage turns off the transistor of CP_SW on condition of the conditions as for which below Vcc voltage detection voltage becomes, or EN_CP=L. For details, please refer to a (7) EN_CP circuit.

Moreover, it is possible to operate or stop a charge pump by terminal EN_CP. The charge pump operates at the time of EN_CP="H", and it stops at the time of EN_CP="L" and also suspends the supply to Vcph from Vb.

A Vcph output voltage is set to 0V at the time of the charge-pump stop by EN_CP="L."

When the charge pump is stopped by the control in the IC, Vcph output voltage will become the "Vb-3VF".




Fig.1- a Charge pump circuit Block Diagram

(2) Pre-drivers

TB9081FG has the pre-driver circuit it is for the motor relay drive, for the power relay drive, for the low-side drive of the motor and for the high-side drive of the motor. Each pre-driver circuit has a respective input and output terminals are controlled by a signal inputted to the input terminals.




Fig.2- a Pre-driver circuit Block Diagram



<A power supply relay drive circuit, a motor relay drive circuit>

A power supply relay drive circuit is a circuit which controls FET for a relay on the battery power-supply side.

A motor relay drive circuit is a circuit which controls FET for a relay on the motor side.

A truth table is shown in table 2-a and 2-b. Refer to the (6) ALARM input circuit for the details of the internal signal (gate_en_r) in a truth table.

Moreover, resistance $1k\Omega$ is built in the output of a power supply relay drive and a motor relay drive.

Furthermore, the diode for prevention of backflow at the time of reverse connection is built in the output of a power supply relay drive circuit.

- Table 2- a Input/output truth table 1 (power supply relay drive circuit)

- Power supply relay drive circuit 1

Input	Internal signal	Output	Notoo
BR1I	(gate_en_r)	BR1O	Notes
L	Н	L	-
Н	Н	Н	-
*	L	L	-

*:Don't care

- Power supply relay drive circuit 2

Input	Internal signal	Output	Notoo
BR2I	(gate_en_r)	BR2O	Notes
L	Н	L	-
Н	Н	Н	-
*	L	L	-
* Dault saus			

*:Don't care

- Table 2- b Input/output truth table 2 (motor relay drive circuit)

- Motor relay drive circuit 1 (U phase)

Input	Internal signal	Output	Natao
RUI	(gate_en_r)	RUO	Notes
L	Н	L	-
Н	Н	Н	-
*	L	L	-

*:Don't care

- Motor relay drive circuit 2 (V phase)

Input	Internal signal	Output	Notoo
RVI	(gate_en_r)	RVO	Notes
L	Н	L	-
Н	Н	Н	-
*	L	L	-

*:Don't care

- Motor relay drive circuit 3 (W phase)

Input	Internal signal	Output	Notoo
RWI	(gate_en_r)	RWO	Notes
L	Н	L	-
Н	Н	Н	-
*	L	L	-

*:Don't care

<A high side drive circuit, a low side drive circuit>

A high side drive circuit is a circuit which drives FET of the high side of a motor. A low side drive circuit is a circuit which drives FET of the low side of a motor. A high side drive circuit and a low side drive circuit built in each 3ch.

An input signal (HUI/HVI/HWI, LUI/LVI/LWI) is changed by a control block, and output (HUO/HVO/HWO, LUO/LVO/LWO) is outputted. A truth table is shown in table 2-c. Refer to the (6) ALARM input circuit for the details of the internal signal (gate_en_u, gate_en_v, gate_en_w) in a truth table.

When HUI/LUI, HVI/LVI, and HWI/LWI are H/H, an output will be L/L (prohibition input). The operation at the time of prohibition input detection can be set up through a SPI communication.

Moreover, the current at the time of Turn on/Turn off of a high side drive circuit and a low side drive circuit is the current limit after 8 μ s (typ.). This current-limiting time can be set up a 3 value or no limit time through a SPI communication.

When gate_en_u, gate_en_v, and gate_en_w switch from "H" to "L" by the failure detection and ALARM1 or ALARM2 outputting low, and then, the high side drive circuit and the low side drive circuit output high, it switches to "L". At this time, it has an output current capability which is decided by the ON resistance and the gate resistance of the output driver during the current limit time. However, only Vcc under voltage detection, the output current capability will be the output limit current lolmtl even within the current limit time.

- Table 2- c Input/output truth table 3 (a high side drive circuit, a low side drive circuit)

- FET drive circuit 1 (U phase)

Inp	but	Internal signal	Out	tput	Notes
HUI	LUI	(gate_en_u)	HUO	LUO	
L	L	Н	L	L	-
L	Н	Н	L	Н	-
Н	L	Н	Н	L	-
Н	Н	Н	<u>L</u>	<u>L</u>	Inhibit input mode
*	*	L	L	L	-

*: Don't care

- FET drive circuit 2 (V phase)

Inp	but	Internal signal	Out	tput	Notes
HVI	LVI	(gate_en_v)	HVO	LVO	
L	L	Н	L	L	-
L	Н	Н	L	Н	-
Н	L	Н	Н	L	-
Н	Н	Н	L	L	Inhibit input mode
*	*	L	L	L	-

*: Don't care

- FET drive circuit 3 (W phase)

Inp	but	Internal signal	Out	tput	Notes
HWI	LWI	(gate_en_w)	HWO	LWO	
L	L	Н	L	L	-
L	Н	Н	L	Н	-
Н	L	Н	Н	L	-
Н	Н	Н	<u>L</u>	<u>L</u>	Inhibit input mode
*	*	L	L	L	-

*: Don't care

(3) Current detector

TB9081FG are built three amplifiers for motor-current detection and one amplifier for reference voltage generation (Fig3- a).

The amplifiers for motor-current detection can amplify the difference voltage which produces according to the current which flows through the shunt resistance connected to the motor actuator.

The amplifier for reference voltage generation is used as buffer amplifier for reference voltage generation.

As an external configuration of the current detection, it is available in either 1 shunt configuration or 3 shunt configuration.




Fig.3- a Motor-current detection circuit Block Diagram

(4) Oscillator /divider

The oscillator has composition with built-in CR, and an Oscillation frequency is Fc=4MHz (typ.). An oscillator will start operation after internal signal (por_x) release.

4 MHz (clk4m) is used as the system clock of a logic circuit, and an operation clock of the digital filter of the short-circuit detector of external FET.

Clock 1MHz (clk1m), it is used as an operation clock of the digital filter of an ALARM detector.

Clock 500kHz (clk500k), it is used as an operation clock of a charge pump.

Clock 16kHz (clk16k), it is used as an operation clock of ABIST.

CLKOUT output (terminal) will output a clock set by the SPI (clk4m, clk500k, clk16k).




Fig.4- a Oscillator, divider Block Diagram

<Timing chart of divider>




Fig.4-b Timing chart of divider

(5) Abnormal detection circuit

TB9081FG is built in miscellaneous abnormal detection circuit, such as the under voltage detection (VB1, VB2, VCC1, VCC2), over voltage detection (VCC1, VCC2), over temperature detection, external FET short-circuit detection and frequency abnormal detection.

The contents of a monitoring function list and the internal signal are shown below.

The details of operation are indicated in (5-1) and after.

When failure detection turns off the pre-driver circuit, the short-circuit detection function becomes invalid. When the operation returns from the abnormalities after that and the operation of a pre-driver circuit returns, a short-circuit detection function becomes effective again.

NDIAG SPI Initial Monitoring Setup Register ABIST **Operation in detection** * Note 2 function Setup bit value writing * Note 4 *Note 1 *Note 5 _ L hold Valid 00 0 pre-driver circuit OFF VB1/VB2 01 Ο Ο pre-driver circuit OFF Т Under voltage 1* pre-driver circuit OFF _ Ο н Invalid L _ _ VCC1/VCC2 Pre-driver / charge pump / dividing circuit Under voltage OFF Valid 00 Pre-driver / charge pump circuit continued _ Ο Ο L hold operation VCC1/VCC2 01 Pre-driver circuit OFF Ο Over voltage 10 Pre-driver / charge pump circuit OFF 11 pre-driver / charge pump circuit OFF-hold Valid 0 00 Ο L hold Pre-driver / charge pump circuit continued operation Over 01 pre-driver circuit OFF _ temperature 10 0 pre-driver / charge pump circuit OFF 11 pre-driver / charge pump circuit OFF-hold Valid 000 Ο L hold Pre-driver / charge pump circuit continued _ operation 001 Pre-driver-circuit(only detection phase) OFF 010 Ο Pre-driver circuit (only detection phase) OFF-hold 011 Pre-driver circuit (all phases) OFF External FET _ Short-circuit 100 Pre-driver circuit (all phases) OFF-hold _ 101 Pre-driver (all phases) / charge pump circuit _ OFF 110 _ Pre-driver (all phases) / charge pump circuit OFF-hold 111 No detection н Valid 000 0 0 L hold Pre-driver / charge pump circuit continued operation (Low 001 Pre-driver circuit OFF _ frequency) Abnormalities 010 Pre-driver / charge pump circuit OFF _ in frequency 011 Pre-driver / charge pump OFF-hold _ 1** 0 No detection Н Valid 0 Ο Pre-driver OFF, when inputting inhibit н Pre-driver signals. prohibition charge pump circuit continued operation input 1 Pre-driver OFF, when inputting inhibit _ Ο L hold detection signals. *Note 3 charge pump circuit continued operation SPI Invalid Pre-driver / charge pump circuit continued _ 0 L hold communication operation error

Monitoring function list

*:don't care

- Note 1) It describes about Pre-driver, charge pump and divider. The definition of OFF and OFF-hold is as follows. OFF: the operation after returning from an abnormal state is possible. OFF-hold: Hold OFF even after returning from an abnormal state.
- Note 2) It describes about NDIAG operation in detection.
 - The `L hold` hold the output NDIAG=L even after releasing from the abnormal detection.
- Note 3) If register setting=0, there is no register writing and NDIAG becomes H, even in case of the abnormal detection.
 - If register setting=1, it has register writing and NDIAG becomes L, in case of the abnormal detection.
- Note 4) if set to other than `L hold` in NDIAG, register will be cleared and NDIAG=H by recovering from the abnormal detection,
- Note 5) Both Pre-driver circuit (all phases) OFF and Pre-driver circuit OFF turn off power relay and motor relay Pre-driver. Pre-driver-circuit(only detection phase) OFF turns off the high side and the low side Pre-driver of detected phase only.

(5-1) VB1/VB2 under voltage detection

Under voltage detection of VB1/VB2 is performed. Two detection comparators and two filters are built in. If at least one filter outputs "H", under voltage detection is performed. The band gap voltage recognized as the reference of a detection comparator is generated from a separate band gap circuit (BG1 and BG2).




Fig.5-1a VB1/VB2 under voltage detection Block Diagram

A-(1) Under voltage of Vb

If VB1 voltage and VB2 voltage are less than the threshold value of the under voltage detection voltage (vthbll), L detection comparator of Vb outputs "H".

➤ A-(2) Under voltage detection of Vb

After the detection filter time (Tbl), Vb under voltage detection signal (vbl1 and vbl2) outputs high, the under voltage state is detected, and the pre-driver circuit is turned off. The oscillating circuit and the charge pump circuit are not turned off.

The pre-driver circuit holds OFF until the under voltage is released.

The NDIAG output state after detection can be chosen among the 3 modes through SPI communication.

A setup does not become effective even if the mode is changed in Vb under voltage detection state. The setup becomes effective after Vb under voltage is released and the register (uvb) is cleared.

> A-(3) Return of Vb voltage (under voltage release)

If VB1 voltage and VB2 voltage exceed vthblh, Vb under voltage detection signal (vbl1 and vbl2) outputs low, the under voltage state is released, and the pre-driver circuit recovers to the normal operation. In case NDIAG outputs low, it outputs high when the register (uvb) is cleared through SPI communication.

During under voltage detection, NDIAG outputs low because the register (uvb) is not cleared.




Fig.5-1b Timing chart of VB1/VB2 under voltage detection

(5-2) VCC1/VCC2 under voltage detection

Under voltage detection of VCC1/VCC2 is performed. Two detection comparators are built in. If at least one comparator outputs "H", under voltage detection is performed. The band gap voltage recognized as the reference of a detection comparator is generated from a separate band gap circuit (BG1 and BG2).




Fig.5-2a VCC1/VCC2 under voltage detection Block Diagram

➤ B-(1) Under voltage of Vcc

VCC1 voltage and VCC2 voltage are less than the threshold value of the under voltage detection voltage (vthcll).

➤ B-(2) Under voltage detection of Vcc

After the response relaxation time (Tcl), Vcc under voltage detection signal (vcl1 and vcl2) outputs high, the under voltage state is detected, por_x outputs low, and NDIAG outputs low. Then, the pre-driver circuit, the charge pump, and the oscillating circuit are turned off.

Each circuit holds OFF until the under voltage is released.

B-(3) Return of Vcc voltage (under voltage release)

If VCC1 voltage and VCC2 voltage exceed vthclh, Vcc under voltage detection signal (vcl1 and vcl2) outputs low, and the under voltage state is released.

B-(4) Recover of normal operation

After LBIST and ABIST are performed, the normal operation recovers in case the judgment of BIST "OK". The charge pump circuit starts operation and the pre-driver circuit is turned on. In case the judgment of BIST "NG", the charge pump circuit and the pre-driver circuit do not operate. NDIAG outputs high in the judgment of "OK", and low in the judgment of "NG".




Fig.5-2b Timing chart of VCC1/VCC2 under voltage detection

* When Vcc is lower than the detection voltage of Vcc under voltage further, IC will be the stand-by state. In the stand-by state, functions other than Vcc under voltage detection are turned off.

(5-3) VCC1/VCC2 over voltage detection

Over voltage detection of VCC1/VCC2 is performed. The detection comparator and the filter are built in. If the filter outputs high, over voltage detection is performed.




Fig.5-3a VCC1/VCC2 over voltage detection Block Diagram

C-(1) Vcc voltage rise

If VCC1 voltage and VCC2 voltage exceed the threshold value of over voltage detection (vthchh), H detection comparator of Vcc outputs high.

C-(2) Over voltage detection of Vcc

After the detection filter time (Tch), Vcc over voltage detection signal (vch) outputs high and NDIAG outputs low.

The operation after detection can be chosen among 4 modes through SPI communication.

A setup does not become effective even if the mode is changed in Vcc over voltage detection state. The setup becomes effective after Vcc over voltage is released and the register (ovc) is cleared.

>C-(3) Return of Vcc voltage (over voltage release)

If VCC1 voltage and VCC2 voltage are less than vthchl, Vcc over voltage detection signal (vch) outputs low and the over voltage is released.

In the case of register ovc_op is 11, even if the over voltage is released, each circuit continues OFF and NDIAG keeps outputting low. When the register (ovc_op) is 00, 01, and 10, each circuit operates normally and NDIAG keeps outputting low. When the register (ovc) is cleared through SPI communication, each circuit operates normally and NDIAG outputs high.

During over voltage detection, the register (ovc) is not cleared and NDIAG outputs low.




Fig.5-3b Timing chart of VCC1/VCC2 over voltage detection

(5-4) Over temperature detection

Three over temperature detection comparators are built in. Three detection comparators and three filters are built in. If at least one filter outputs high, the over temperature detection becomes effective.

The band gap voltage recognized as the reference of a detection comparator is generated from two band gap circuits (BG1 and BG2).

When chip temperature exceeds 170°C, the comparator switches and the over temperature is detected. The operation after detection can be chosen among 4 modes through SPI communication. When IC internal temperature becomes 160°C or less, the over temperature detection is released.




Fig.5-4a Over temperature detection Block Diagram

21

D-(1) Over temperature detection

If the temperature exceeds Tsdh, after the detection filter time (Ttsd), the over temperature detection signal (tsd1 to 3det) outputs high, and the over temperature is detected.

The operation after detection can be chosen among 4 modes through SPI communication.

A setup does not become effective even if the mode is changed during over temperature state. The setup becomes effective when the over temperature state is released and the register (tsd*det) is cleared.

D-(2) Release of over temperature detection

If temperature is less than Tsdl, the over temperature detection signal (tsd1 to 3det) outputs low, and the over temperature detection is released.

When register (tsd_op) is 11, even if the over temperature detection is released, each circuit continues OFF and NDIAG leeps outputting low. When the register (tsd_op) is 00, 01, and 10, each circuit operates normally. However, NDIAG holds low. When the register (tsd*det) is cleared through SPI communication, each circuit operates normally and NDIAG outputs high.

During over temperature detection, the register (tsd*det) is not cleared and NDIAG outputs low.




Fig.5-4b Timing chart of over temperature detection

(5-5) Short-circuit detection

Short-circuit of external MOSFET is detected by monitoring the dorain terminal and the source terminal of the external MOSFET.

When short-circuit is detected, the operation after detection can be chosen among 8 modes through SPI communication.

Moreover, detection threshold voltage and detection time can be set from four values through SPI communication.

At the time of short-circuit detection release, in case that the register (sh_op) is 010, 100, and 110, even if short-circuit detection is released, each circuit continues OFF and NDIAG holds L. When the register (tsd_op) is 000, 001, 011, and 101, each circuit operates normally, but NDIAG holds L. When the register (sc**) is cleared through SPI communication, each circuit operates normally and NDIAG outputs high.




Fig.5-5a Short-circuit detection Block Diagram

•Table5-5a Short-circuit detection state


Comparator input	Comparator output	Input signal	Abnormal condition
SHU > LREF	shul = H	LUI = H	External MOSFET short-circuit of HUO
SHV > LREF	shvl = H	LVI = H	External MOSFET short-circuit of HVO
SHW > LREF	shwl = H	LWI = H	External MOSFET short-circuit of HWO
SHU < HREF	shuh = H	HUI = H	External MOSFET short-circuit of LUO
SHV < HREF	shvh = H	HVI = H	External MOSFET short-circuit of LVO
SHW < HREF	shwh = H	HWI = H	External MOSFET short-circuit of LWO

* HREF = HS- Vthh_sh (detection threshold voltage of the High side), LREF = Vthl_sh (detection threshold voltage of the Low side)

* The detection threshold voltage of the High side is specified between HS and SH* of the IC terminal.


Please set up the threshold value of HREF in consideration of the generating voltage by external resistance of HS terminal and SH* terminal, and the voltage between drain and source of MOSFET of the High side.

* The detection threshold voltage of the Low side is specified between SH* and PGND(s) of the IC terminal.Please set up the threshold value of LREF in consideration of the generating voltage by external resistance of SH* terminal, the generating voltage by the shunt resistance for current detection, and the voltage between drain and source of MOSFET of the Low side.




register sh_op = "000"


Fig.5-5b Timing chart of short-circuit detection (Register (sh_op) = "000")




register sh_op = "001", "011"




* "001" : Pre-driver OFF in only a detection phase. "011": Pre-driver OFF in all phase



register sh_op = "010"(initial value), "100"




*"010": Pre-driver OFF in only a detection phase "100": Pre-driver OFF in all phase



register sh_op = "101"

Fig.5-5e Timing chart of short-circuit detection (Register (sh_op) = "101")



register sh_op = "110"

Fig.5-5f Timing chart of short-circuit detection (Register (sh_op) = "110")

(5-6) Oscillating frequency monitoring

It detects the abnormality in frequency when oscillating frequency is low and high.

The low frequency detection circuit of oscillating frequency resets the input of a comparator for every clk1m. If the frequency becomes low and reset is overdue, the output of a comparator is reversed and the abnormality in frequency is detected at the rising edge of the following clk1m.

In the high frequency detection circuit of the oscillating frequency, a comparator repeats H/L output for every clk1m. When oscillating frequency becomes high, a detection comparator continues outputting H, and the detection comparator continues outputting H at the falling edge of 1st count of clk1m, the abnormality in high frequency is detected.

The operation in failure detection can be chosen among 5 modes through SPI communication.

A setup does not become effective even if the mode is changed in the frequency failure detection state. The setup becomes effective after the abnormality in frequency are released and the register (err_of and err_uf) is cleared.

Abnormality of frequency is not detected in case that the register (ferr_op) is 1**.

When frequency failure detection is released, in case that the register (ferr_op) is 011, even if frequency failure detection is released, each circuit continues OFF and NDIAG holds L. In case that the register (ferr_op) is 000, 001, and 010, each circuit recovers to the normal operation. However, NDIAG holds L. When the register (err_of and err_uf) is cleared through SPI communication, each circuit recovers to the normal operation and NDIAG outputs high.




Fig.5-6a Frequency monitoring circuit






Fig.5-6b Timing chart of frequency monitoring (Low frequency)




Fig.5-6c Timing chart of frequency monitoring (High frequency)

(6) ALARM input circuit

As an input terminal of an ALARM signal, TB9081FG have two terminals of ALARM1 and ALARM2. An ALARM signal controls Enable/Disable of the Pre-drivers (a FET drive circuit, a motor relay drive

circuit, a power supply relay drive circuit).

In the case of ALARM1= "L" or ALARM2= "L", the Pre-drivers will be Disable. In the case of ALARM1="H" and ALARM2="H", Enable/Disable is decided by the input and internal signal of each Pre-drivers.

Also, the input side of the ALARM1 and ALARM2 terminal has a built-in digital filter (D.F.) for noise removal. Digital filter time can be set through the SPI communication.

If ALARM1="L" or ALARM2="L" is detected, the short-circuit detection function is enabled.




Fig.6-a FET drive circuit control Block Diagram

Table 6-a	FET drive circuit control truth table	

Input	signal	Internal input signal						Internal control signal				
ALARM1	ALARM2	(por_x)	(gate_off_u)	(gate_off_v)	(gate_off_w)	(gate_off_r)	(gate_en_u)	(gate_en_v)	(gate_en_w)	(gate_en_r)	circuit	
L	*	*	*	*	*	*	L	L	L	L	Disable	
*	L	*	*	*	*	*	L	L	L	L	Disable	
*	*	L	*	*	*	*	L	L	L	L	Disable	
н	Н	Н	L	-	-	-	L	-	-	-	U phase Disable	
н	Н	Н	Н	-	-	-	Н	-	-	-	U phase Enable	
н	Н	Н	-	L	-	-	-	L	-	-	V phase Disable	
н	н	Н	-	Н	-	-	-	Н	-	-	V phase Enable	
н	Н	Н	-	-	L	-	-	-	L	-	W phase Disable	
н	Н	Н	-	-	Н	-	-	-	Н	-	W phase Enable	
Н	Н	Н	-	-	-	L	-	-	-	L	Relay Disable	
Н	Н	Н	-	-	-	Н	-	-	-	Н	Relay Enable	

(Note 1) "*": Don't care

(Note 2) Although "-":gate_off_* and gate_en_* have logic dependence in phase, the logic dependence to other phase is nothing.

(7) EN_CP input circuit

EN_CP signal controls Enable/Disable of a charge pump circuit.

In the case of input signal EN_CP= "L", the charge pump circuit will be Disable. In the case of EN_CP="H", Enable/Disable of the charge pump circuit is decided by an internal signal.

Also, the charge pump SW circuit (CP_SW) will be Disable in case of input signal EN_CP = "L" or the internal signal (por_x) = "L". In the case of EN_CP = (por_x) = "H", it will be Enable.




Fig.7-a EN_CP input circuit Block Diagram

Table 7-a Cha	ge-pump-circuit control truth table
---------------	-------------------------------------

Input signal	I Internal input signal		Internal control signal	Charge pump	Charge pump	
EN_CP	(por_x)	(cp_off)	(cp_en)	circuit	SW circuit	
L	*	*	L	Disable	Disable	
Н	L	*	L	Disable	Disable	
Н	Н	L	L	Disable	Enable	
Н	Н	Н	Н	Enable	Enable	

(Note) "*":Don't care

(8) ABIST function

At the time of IC starting, it is diagnosed whether miscellaneous abnormal detection is functioning normally.

At the time of IC starting, a divider starts operation after VCC1/VCC2 under voltage release, and it starts diagnosis of ABIST after LBIST completion. Diagnosis of ABIST is performed even when a judgment of LBIST is NG.

At the time of ABIST starting, the input voltage of the comparator is changed by the switch for diagnosis, and each detection comparator is reversed. Then, the diagnosis is performed. Diagnosis is performed in order synchronizing with a clock (clk16k), and diagnostic information is input to the ABIST judgment circuit. Also, NDIAG=L is kept during the diagnosis.

After completion of all diagnosis, the IC switches to the normal operation. When the abnormal detection is not diagnosed, NDIAG will be H. When the abnormal detection is diagnosed, NDIAG will be L and keep the diagnosis information.

A diagnostic part is as follows.

VCC1/VCC2 over voltage detection, VCPH clamp voltage detection, over temperature detection, and frequency abnormal detection (low frequency side)




Fig.8-a ABIST Block Diagram (VCC1/VCC2 over voltage detection)

	Input signal	CP_SW circuit							
	EN CP	Before	During	ABIST	ABIST				
	EN_CP	ABIST	ABIST	OK	NG				
ĺ	L	Disable	Enable	Disable	Disable				
	Н	Enable	Enable	Enable	Enable				

Table 8-a Circuit operation truth table (CP_SW circuit)

Table 8-b Circuit operation truth table (charge pump circuit)

Input signal	Charge pump circuit						
EN_CP	Before ABIST	During ABIST	ABIST OK	ABIST NG			
L	Disable	Disable	Disable	Disable			
Н	Disable	Disable	Enable	Disable			

Table 8-c Circuit operation truth table (pre-driver circuit)

Input	signal	Pre-diver circuit					
ALARM1	ALARM2	Before ABIST	During ABIST	ABIST OK	ABIST NG		
L	*	Disable	Disable	Disable	Disable		
*	L	Disable	Disable	Disable	Disable		
Н	Н	Disable	Disable	Enable	Disable		
(Note)"*": Don't care							

<ABIST whole operation / startup operation>

≻ H-(1) IC startup

At the time of IC starting, the divider is started the operation by the release of Vcc under voltage.

H-(2) LBIST running

OSHIBA

The divider starts the operation and starts the LBIST.

H-(3) ABIST start up

The ABIST is started after the LBIST.

The detection comparator is changed every 2clk of clk16k, and diagnosed whether the detection comparator is outputting the failure detection signal correctly.

The comparator for an over temperature detection is diagnosed to the beginning.

H-(4) Diagnosis

Each comparator is diagnosed as follows.

VCC1/VCC2 over voltage, VCPH cramp voltage, and a frequency monitoring (low frequency) > H-(5) ABIST completion

When all detection comparator diagnosis is completed, the IC switches to the normal operation mode, and the charge pump circuit starts the operation. Then the pre-driver can be ON. Also, the diagnosis result is output to the NDIAG.

In the case of the diagnosis NG, the charge pump circuit and the pre-driver circuit are kept OFF.




Fig.8-b ABIST timing chart

- *1 Regardless of EN_CP input signals, Vcph is equal to Vcpl=Vb-3VF (Vcpl<=16V) during running the ABIST.
- *2 There is no start order of VB1/2, and VCC1/2.
 - The slew rate of Vb and Vcc should be use in the following range. Less than Vb= $8V/\mu s$
 - Less than Vcc= $0.3V/\mu s$
- *3 When an abnormal detection of vphh is diagnosed, if Vb is lower than Vcc, maximum 10μA current flows in the cycle of 2clk of clk16k (125μs).
- *4 The running time of LBIST and ABIST is about 2.4ms (typ.).

(9) SPI Communication circuit

The SPI communication circuit consists of an SPI core circuit and a register read circuit block. Only when /CS is L, communication with a microcomputer is attained. A microcomputer writes data in SDIN at the rising edge of a clock, and IC reads data at the following falling edges. Moreover, IC writes data in SDOUT at the rising edge of a clock, and a microcomputer reads data at the following falling edges. SDIN receives the data bit from a microcomputer in order from MSB to LSB. SDOUT transmits a data bit to a microcomputer in order from MSB to LSB. An output is push-pull composition and will be a Hi-Z at the time of /CS="H". Moreover, inside IC, the /CS terminal have pull-up by resistance, and the SDIN and SCK terminal have pull-down by resistance.




Fig.9-a SPI Communication circuit Block Diagram

(9-1) SPI Communication operation

When /CS is L, the serial data are transmitted or received synchronizing with the SCK. When /CS is H, the SDOUT output will be a high impedance. The data length is 40 bits. As a function, there are two kinds, the read operation and the write operation, and the write / read operation can be selected with "RW" bit. "Dummy" bit does not influence the operations.

<Write operation>

The data structure of the write operation is shown in Fig.9-b.

SDIN is consist of "RW" bit, "Address" bit, "Dummy" bit (2 bits), "Data" bit, "CRC" bit, and "Dummy" bit (16bits). "RW" bit is the bit to select the write or the read operation, and when "RW" bit='1,' the write operation is selected. "Address" bit is the bit to specify the address, and "Data" bit is the write data bit. Data of "Data" bit is written to "Address" bit. "CRC" bit is calculated by the micro controller, according to 16 bits of "RW" bit, "Address" bit, "Dummy" bit (2bits), and "Data" bit.

SDOUT is all "Dummy" bit.

In addition, perform the read operation after writing and confirm the correct data are written. Even if data are written to the empty bits, the data are not written.

/CS											
SCK _											
SDIN	RW	Address (5bit)	Dummy (2bit)	Data (8bit)	CRC (8bit)	Dummy(16bit)					
SDOUT	Dummy (40bit)										
-					ructure of write one	ration					



<Read operation>

The data structure of the read operation is shown in Fig.9-c.

SDIN is consist of "RW" bit, "Address" bit, "Dummy" bit (10 bits), "CRC" bit and "Dummy" bit (16 bits). "RW" bit is the bit to select the write or the read operation, and at when "RW" bit='0', the read operation is selected. "Address" bit is the bit to specify the address, and the data are read from the address of "Address" bit. "CRC" bit is calculated by the micro controller, according to 16 bits of "RW" bit, "Address "bit, and "Dummy" bit (10 bits).

SDOUT is consist of "Dummy" bit (8 bits), "Data" bit, "Dummy" bit (16 bits), and "CRC" bit. The data read from the address of "Address" bit of the SDIN is output to "Data" bit. "CRC" bit outputs the value which is calculated from 8 bits of "Data" bit by the IC.

/CS -	7									
SCK										
SDIN	RW Address (5bit) Dummy (10bit) CRC (8bit) Dummy (16bit)									
_										
SDOUT	Dummy (8bit)	Data (8bit)	Dummy	Dummy(16bit)						
An	SDOUT Dummy (8bit) Data (8bit) Dummy (16bit) CRC (8bit) Fig.9-c Data structure of read operation CRC error judgment> An error judgment is performed by the CRC to confirm the data communication correctly. The generation polynomial used for the calculation is the following. x ⁸ +x ⁴ +x ³ +x ² +1									

In the case of CRC error, the operation is the following.

(1) In the case of write operation

The write data are not written to the IC.


/cs								CRC	error	When CRC error, data is not written in the IC
SDIN	W Adr1 Adr1 Data	CRC	Dum]	W Adr2	Adr2 Data	CRC		Dum	X ≁
SDOUT		Dum]			Dum]
Fig. 0. d. CPC error in the energy of write energian										

Fig.9-d CRC error in the case of write operation

(2)In the case of read operation

Incorrect data are written to the CRC bit of the SCOUT in the same frame.

Then the micro controller detects a CRC error.



<In the case of Vcc under voltage detection>

The SPI communication cannot perform when Vcc under voltage is detected. And then, the SDOUT is fixed to 'L' (at the write and the read operation).

<Fail judgment>

In the following cases at the SPI communication, the IC judges it as a communication error, and 1 is written to err_spi which is the register of the SPI communication error.

- (1) Access to the address which has no register
- (2) When data length is except 40 bits

(9-2) SPI Register Map

Table9-2aconfig 1(Address : 0x01)

bit	7	7 6		5 4		3 2 1		
Symbol	df_a	df_alm1		df_alm2		sh_op		
DEFAULT	1	1 1		1	0	1	0	0

bit	Symbol	R/W	Function
7:6	df_alm1	R/W	setting of ALARM1 Digital Filtering Time (H-side/L-side) (Fc=4MHz typ.) "00" = (16x2 ² /Fc) + (1/Fc) "01" = (1000x2 ² /Fc) + (1/Fc) "10" = (2000x2 ² /Fc) + (1/Fc) "11" = (4000x2 ² /Fc) + (1/Fc)
5:4	df_alm2	R/W	setting of ALARM2 Digital Filtering Time (H-side/L-side) (Fc=4MHz(typ.) "00" = $(16x2^2/Fc) + (1/Fc)$ "01" = $(1000x2^2/Fc) + (1/Fc)$ "10" = $(2000x2^2/Fc) + (1/Fc)$ "11" = $(4000x2^2/Fc) + (1/Fc)$
3:1	sh_op	R/W	Response of Short circuit Detection "000" = NDIAG: L (Hold) "001" = NDIAG: L (Hold), Detected Phase Pre-Driver OFF (During detection) "010" = NDIAG: L (Hold), Detected Phase Pre-Driver OFF (Hold) "011" = NDIAG: L (Hold), All (eleven) Pre-Driver OFF (During detection) "100" = NDIAG: L (Hold), All (eleven) Pre-Driver OFF (Hold) "101" = NDIAG: L (Hold), All (eleven) Pre-Driver and Charge Pump OFF (During detection) "110" = NDIAG: L (Hold), All (eleven) Pre-Driver and Charge Pump OFF (Hold) "111" = Detection disable

Table 9-2b config2 (Address : 0x02)

bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	ovc	_op	tsd	_op	pl_op
DEFAULT	0	0	0	0	1	1	0	0

bit	Symbol	R/W	Function
4:3	ovc_op	R/W	Response of VCC1/VCC2 Over Voltage Detection "00" = NDIAG:output "L" (Hold) "01" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver OFF "10" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF (During detection) "11" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF (Hold)
2:1	tsd_op	R/W	Response of Over Temperature Detection "00" = NDIAG:output "L" (Hold) "01" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver OFF (During detection) "10" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF (During detection) "11" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF (Hold)
0	pl_op	R/W	Response of Prohibit Pre-Driver Output setting Detection "0" = NDAIG:no outpu, During Prohibit input, Detected Phase Pre-Driver OFF "1" = NDIAG:output "L" (Hold), During Prohibit input, Detected Phase Pre-Driver OFF

Prohibit Pre-Driver Output Setting

: In case that High-side and Low-side Input of the same Phase are "H", the both High-side and Low-side Output are forced to be "L"

Table9-2cconfig3(Address : 0x03)

bit	7	6	5 4		3 2 1			0
Symbol	uvb	uvb_op		co_sel		ferr_op		
DEFAULT	0	1	0	0	1	0	0	0

bit	Symbol	R/W	Function
7:6	uvb_op	R/W	Response of VB1/VB2 Low Voltage Detection "00" = NDIAG:output "L" (Hold), All (eleven) Pre-Driver OFF (During detection) "01" = NDIAG:output "L", All (eleven) Pre-Driver OFF (During detection) "1*" = NDIAG:output "H", All (eleven) Pre-Driver OFF (During detection)
5:4	co_sel	R/W	setting Monitoring Output Signal of "CLKOUT" "00" = output "L" "01" = clk4m 4MHz (typ.) "10" = clk500k 500kHz(typ.) "11" = clk16k 16kHz(typ.)
3:1	ferr_op	R/W	Response of Internal OSC Over/Low Frequency Detectioin 000 = NDIAG:output "L" (Hold) 001 = NDIAG:output "L" (Hold), All (eleven) Pre-Driver OFF (During detection) 010 = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF(During detection) 011 = NDIAG:output "L" (Hold), All (eleven) Pre-Driver and Charge Pump OFF (Hold) 1** = nop

* : don't care

Table9-2dconfig4(Address : 0x04)

bit	7	6	5	4	3	2	1	0
Symbol	-		df_sh			_sh	vthl_sh	
DEFAULT	0	0	0	1	0	0	0	1

bit	Symbol	R/W	Function
6:4	df_sh	R/W	setting Digital Filtering Time of Short Circuit Detection (typ. at 4MHz) "000" = 6μs "001" = 8μs "010" = 10μs "011" = 12μs "1**" = no Filtering
3:2	vthh_sh	R/W	setting Threshold Voltage of Short Circuit Detection (Hi-side) "00" = 0.5V "01" = 0.75V "10" = 1.0V "11" = 1.25V
1:0	vthl_sh	R/W	setting Threshold Voltage of Short Circuit Detection (Lo-side) "00" = 0.5V "01" = 0.75V "10" = 1.0V "11" = 1.25V

* : don't care

Table9-2econfig5(Address:0x05)

bit	7	6	5	4	3	2	1	0
Symbol	rebst	diag_dg	shuh_dg	shul_dg	shvh_dg	shvl_dg	shwh_dg	shwl_dg
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
7	rebst	R/W	BIST restart request by SPI Command "0": nop "1": restart BIST
6	diag_dg	R/W	NDIAG Diagnosis Check by SPI Command "0": nop (NDIAG normal Operation) "1": Forced output "L" from PIN"NDIAG"
5	shuh_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (U-Phase Lo-side) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")
4	shul_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (U-Phase Hi-side) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")
3	shvh_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (V-Phase Lo-side)) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")
2	shvl_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (V-Phase Hi-side) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")
1	shwh_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (W-Phase Lo-side) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")
0	shwl_dg	R/W	Short Circuit Detection Diagnosis Check by SPI Command (W-Phase Hi-side)) "0": nop (Short Detection Norma Operation) "1": Forced Short Circuit Detection (output "L" from PIN"NDIAG")

- BIST restart by SPI Reg. "rebst" is enable when LBIST or ABIST is failure. In normal operation and LBIST/ABIST passed, the Write "rebst"=1 is ignored and do not restart BIST.
- Forced Short Circuit Detection:
 - Output "L" from PIN "NDIAG"
 - each detected Phase Pre-Driver OFF according to the setting by SPI Reg.
 - "sh_op"(address 0x01 bit1-3)
 - Charge Pump OFF according to the setting by SPI Reg. "sh_op"(config1)
- To write "0" into the SPI Reg. "sh**_dg", the above detection response are reset and return to normal operation.
- In case of SPI Reg. "sh_op"="111"(config1), the above Short Circuit Detection Diagnosis does not performed, even write "1" into the above each Short Circuit Detection Diagnosis register.

Table9-2fconfig6(Address : 0x06)

bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	t_i	lim
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
1:0	t_ilim	R/W	seting time of Current Limit disable after Turn On/Off (typ. at 4MHz) "00" = 8μs "01" = 16μs "10" = 32μs "11" = Always Current Limit enable

The Current Limit is available for each Output of Pre-driver (HUO,HVO,HWO,LUO,LVO,LWO) (refer "Electrical characteristics"). These Current Limit are disabled the above period which is set by SPI Reg. "t_ilim". For example, when "t_ilim" is set "00", during 8μ s(typ.) after Turn On/Turn Off, there is no Current Limit and after 8μ s(typ.) passed, the Current Limit which is shown in the spec. is enable.

Current Limit of Turn On : lo_lmth = 1mA (typ.) Current Limit of Turn Off : lo_lmtl = 10mA (typ.)

Table9-2gstatus1(Address : 0x07)

bit	7	6	5	4	3	2	1	0
NAME	uvb	-	ovc	-	-	-	_	-
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
7	uvb	R/W	VB1/VB2 Low Voltage Detection Flag "0" = Normal "1" = Detected Low Volateg of VB1/VB2
5	OVC	R/W	VCC1/VCC2 Over Volatge Detection Flage "0" = Normal "1" = Detected Over Volateg of VB1/VB2

• When the above each SPI Reg. is written "1" after return to normal condition, each detection Flag is reset and the SPI Reg. are "0" (Default). In this case, Output NDAIG=High, return to normal operation. "0" write into these SPI Reg. is ignored.

Table9-2hstatus2(Address : 0x08)

bit	7	6	5	4	3	2	1	0
Symbol	-	-	tsd1det	tsd2det	tsd3det	-	-	-
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function			
5	tsd1det	R/W	Over Temperature Detection1 "0" = Mormal "1" = detected Over Temperature1			
4	tsd2det	R/W	Over Temperature Detection2 "0" = Normal "1" = detected Over Temperature2			
3	tsd3det	R/W	Over Temperature Detection3 "0" = Normal "1" = Over Temperature Detection3			

• When the above each SPI Reg. is written "1" after return to normal condition, each detection Flag is reset and the SPI Reg. are "0" (Default). In this case, Output NDAIG=High, return to normal operation. "0" write into these SPI Reg. is ignored.

Table9-2istatus3(Address : 0x09)

bit	7	6	5	4	3	2	1	0
Symbol	-	-	scuh	scvh	scwh	scul	scvl	scwl
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
5	scuh	R/W	Short Detection of external MOSFET(UPhase, GND Short) "0" = Normal "1" = Detected Short Circuit
4	scvh	R/W	Short Detection of external MOSFET(VPhase, GND Short) "0" = Normal "1" = Detected Short Circuit
3	scwh	R/W	Short Detection of external MOSFET(WPhase, GND Short) "0" = Normal "1" = Detected Short Circuit
2	scul	R/W	Short Detection of external MOSFET(UPhase, VB Short) "0" = Normal "1" = Detected Short Circuit
1	scvl	R/W	Short Detection of external MOSFET(VPhase, VB Short) "0" = Normal "1" = Detected Short Circuit
0	scwl	R/W	Short Detection of external MOSFET(WPhase, VB Short) "0" = Normal "1" = Detected Short Circuit

• When the above each SPI Reg. is written "1" after return to normal condition, each detection Flag is reset and the SPI Reg. are "0" (Default). In this case, Output NDAIG=High, return to normal operation. "0" write into these SPI Reg. is ignored.

Table9-2jstatus4(Address : 0x0A)

bit	7	6	5	4	3	2	1	0
Symbol	err_of	err_uf	err_plu	err_plv	err_plw	err_spi	-	-
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	FUNCTION
7	err_of	R/W	setting of Internal OSC Over Frequency Detection "0" = Normal "1" = Detected Over Frequency of internal OSC
6	err_uf	R/W	setting of Internal OSC low Frequency Detection "0" = Normal "1" = Detected Low Frequency of internal OSC
5	err_plu	R/W	setting of Prohibit U-Phase Pre-Driver Output setting Detection "0" = Normal "1" = Detected Prohibit setting of U-Phase
4	err_plv	R/W	setting of Prohibit V-Phase Pre-Driver Output setting Detection "0" = Normal "1" = Deteced Prohibit setting of V-Phase
3	err_plw	R/W	setting of Prohibit W-Phase Pre-Driver Output setting Detection "0" = Normal "1" = Detected Prohibit setting of W-Phase
2	err_spi	R/W	setting of SPI Transmission Failure Detection "0" = Normal "1" = Detected SPI Transmission Failure

• When the above each SPI Reg. is written "1" after return to normal condition, each detection Flag is reset and the SPI Reg. are "0" (Default). In this case, Output NDAIG=High, return to normal operation. "0" write into these SPI Reg. is ignored.

Table9-2kstatus5(Address : 0x0B)

bit	7	6	5	4	3	2	1	0
Symbol		abst_	judge		abst_pass	lbst_pass	abst_end	lbst_end
DEFAULT	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
7:4	abst_judge	R	ABIST counter value "0***" = ABIST error "11**" = ABIST error "101*" = ABIST error "1001" = ABIST error "1000" = No error
3	abst_pass	R	ABIST Result Flag "0" = Result "Failure" "1" = Result"PASS"
2	lbst_pass	R	LBIST Result Flag "0" = Result "Failure" "1" = Result"PASS"
1	abst_end	R	ABIST Finish Flag "0" =Irregular ABIST stop "1" = Finish
0	lbst_end	R	LBIST Finish Flag "0" = Irregular LBIST stop "1" = Finish

When ABIST/LBIST is finished, SPI Reg."abst_end" / "lbst_end" is "1". When ABIST/LBIST cannot be finished abnormally, SPI Reg. "abst_end" / "lbst_end" is "0".

After finish ABIST/LBIST normally and that result is passed, SPI Reg. "abst_pass" / "lbst_pass" is "1". When ABIST/LBIST result is failure, SPI Reg. "abst_pass" / "lbst_pass" is "0".

Absolute maximum ratings (Ta = 25°C)

Unless otherwise specified, all voltage is the AGND standard voltage

Item	Symbol	Pin	Rate	Unit	Condition
	Vb	VB1,VB2	-0.3 to +28(DC)	v	-
			$+28 \text{ to } +40 (\le 1 \text{s})$		
Supply voltage	Vcpl	VCPL	-0.3 to +20	V	-
IT J HOUSE	Vcph	VCPH	-0.3 to +40	V	-
	Vcc	VCC1,VCC2	-0.3 to +6	V	-
TT 1 /	Vccop	VCC_OP	-0.3 to +6	V	-
Voltage between AGND and PGND terminals	Vgnd	AGND1,AGND2, PGND1,PGND2,PGND3	-0.3 to +0.3	V	AGND: AGND1,2 PGND: PGND1,2,3
Input voltage	Vin1	LUI, LVI, LWI, HUI, HVI, HWI, BR1I, BR2I, RUI, RVI, RWI, SCK, /CS, SDIN, ALARM1, ALARM2, EN_CP, TEST AMP1P, AMP1N, AMP2P, AMP2N, AMP3P, AMP3N, VRI	-0.3 to Vcc +0.3	V	Vin1≤6V
	Vin2	HS, SHU, SHV, SHW	-0.3 to Vcph +0.3	V	Vin2≤40V
	Vin3	BR10, BR20	-18 to 0	V	AGND1,2=PGND1,2,3=0V Terminals other than the above are open.
	Vout1	CP1H, CP2H, HUO, HVO,HWO, BR1O, BR2O, RUO, RVO, RWO	-0.3 to Vcph +0.3	V	Vout1≤40V
Output voltage	Vout2	CP1L, CP2L	-0.3 to Vb +0.3	V	$Vout2 \le 28V(DC)$ $Vout2 \le 40V(\le 1s)$
	Vout3	LUO, LVO, LWO	-0.3 to Vcpl +0.3	V	Vout3≤20V
	Vout4	AMP1O, AMP2O, AMP3O, VRO	-0.3 to Vccop +0.3	V	Vout4≤6V
	Vout5	NDIAG, CLKOUT, SDOUT	-0.3 to Vcc +0.3	V	Vout5≤6V
Input current	Iin1	SHU, SHV, SHW,	(-10)	mA	External resistance $:1k \Omega$ Time $\leq 5\mu$ s The numerical value in a parenthesis means a design value.
	Iin2	AMP1P, AMP1N, AMP2P, AMP2N, AMP3P, AMP3N	± 5	mA	-
	Iout1		-5 to 20	mA	-
Output current	Iout2	HUO, HVO,HWO, LUO, LVO, LWO	±1	А	Time shorter than output current switching time(Tsw) PWM period: 50µs
	Iout3	AMP1O, AMP2O, AMP3O,VRO	±5	mA	-
	Iout4	NDIAG, CLKOUT, SDOUT	±10	mA	-
Operating ambient temperature	Та	-	-40 to 125	°C	-
Storage temperature	Tstg	-	-55 to 150	°C	-



Power dissipation	PD	-	515	mW	JEDEC 4 layer board, Ta=125°C, Thermal resistance 48.5°C/W
----------------------	----	---	-----	----	---

* The numerical value in a parenthesis means a design value. The shipment test is not performed.

<<User notes>>

*Absolute maximum ratings represent the values which cannot be exceeded for any length of time.

*The sink current to this IC is shown with '+', the sink current from this IC is shown with "-."


*The value of absolute maximum ratings is limited by the range of condition column.

*The symbols (Vb, Vcpl, Vcph, Vcc, and Vccop) shown in the above maximum ratings table mean the supply voltage and output voltage in each terminal (VB1/2, VCPL, VCPH, VCC1/2, and VCC_OP).

*Use the through rate of Vb and Vcc in the following range.

less than Vb=8V/ μ s, less than Vcc=0.3V/ μ s

*This product is intended for use with a 12 V battery.



Electrical characteristics

Operating voltage range

Item	Applied terminal	Symbol	Rating	Unit	Condition
	VB1,VB2	Vb	4.5 to 28	V	DC
Input voltage	VCC1,VCC2	Vcc	3.0 to 5.5	V	DC
	VCC_OP	Vccop	3.0 to 5.5	V	DC

* This product is intended for use with a 12 V battery.

Current consumption

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Vccop=3 to 5.5V, Ta=-40 to 125°C

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit
stand-by current (Vb)	VB1,VB2	Ib1	Vb=12V,Vcc=Vccop=0V	-	0.01	2.0	μΑ
Current consumption (Vb) VI		Ib2	Vb=13.5V HUO,HVO,HWO=20kHz LUO,LVO,LWO=20kHz Cload=10000pF, Rload=33Ω		100	200	mA
	VB1,VB2	Ib3	Vb=17V HUO,HVO,HWO=20kHz LUO,LVO,LWO=20kHz Cload=10000pF, Rload=33Ω	-	120	250	mA
		Ib4	Vb=28V HUO,HVO,HWO=20kHz LUO,LVO,LWO=20kHz Cload=10000pF, Rload=33Ω	-	200	300	mA
Current	VCC1 VCC9	Icc1	Vcc=5V	4.0	6.5	10.0	mA
consumption (Vcc)	consumption (Vcc) VCC1,VCC2 Icc2		Vcc=3.3V	3.0	5.5	9.0	mA
Current	NGG OD	Iccop1	Vccop=5V	3.0	6.5	11.0	mA
consumption (Vccop)	VCC_OP	Iccop2	Vccop=3.3V	3.0	5.5	9.0	mA

* Ib1, Ib2, Ib3, Ib4 is the current obtained by summing the current of VB1 and VB2.

* Icc1, Icc2 is the current obtained by summing the current of VCC1 and VCC2.

* When Vcc is lowered, IC will be the stand-by state. Current in the stand-by state has been defined by the lb1.

* The external constant of charge pump in Ib2, Ib3, Ib4 is the constant of the reference circuit example.

Charge pump circuit

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
			Vb=4.5 to 5.5V (Output load=1.5kΩ)	Vb+4	-	-	V	-
	VCPL Output voltage	Vcpl	Vb=5.5 to 7V (Output load=1.5kΩ)	Vb+6	-	-	V	-
			Vb=7 to 28V (Output load=1.5kΩ)	Vb+8 (Vcplcl)	-	-	V	-
		VCPH Vcph	Vb=4.5 to 5.5V (Output load=1.5kΩ)	Vb+4	-	-	V	-
	VCDU		Vb=5.5 to 7V (Output load=1.5kΩ)	Vb+6	-	-	V	-
	VOPH		Vb=7 to 8V (Output load=1.5kΩ)	Vb+8	-	-	V	-
			Vb=8 to 28V (Output load=1.5kΩ)	Vb+10 (Vcphcll)	Vb+12	Vb+14 (Vcphclh)	V	-
	VCPL	Vcplcl	-	14	16	18	V	-
Clamp voltage	VCDH	Vcphclh	-	34.5	37	40	V	-
	Voltage VCPH		-	34	36.5	39.5	V	-

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4MHz

* The following shows the reference values of the external capacitors and resistance of CP1H, CP1L, CP2H, CP2L, VCPH, and VCPL terminal;

Ccp = 0.1 [μ F], Rcp = 15 [Ω], Cvcph1 = 10 [μ F], Cvcph2 = 0.1 [μ F], Cvcpl1 = 4.7 [μ F], Cvcpl2 = 0.1 [μ F]

The external circuit should be decided after certainly evaluating and confirming on the unit board supposing the usage environment.






Fig.1-c Charge pump application circuit diagram

Pre-diver circuit

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4MHz

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
High level input current	HUI, HVI, HWI, LUI, LVI,	Iih	Vcc= 5.0V, Vin = 5.0V	50	100	200	μΑ	-
Low level input current	LWI, RUI, RVI, RWI, BR1I, BR2I	Iil	Vcc = 5.0V, Vin = 0V	-5	-	5	μΑ	-
High level input detection voltage	HUI, HVI, HWI, LUI, LVI, LWI, RUI, RVI,	Vih		0.75× Vcc	-	-	V	-
Low level input detection voltage	RWI, BR1I, BR2I	Vil		-	-	0.25× Vcc	V	-
Output	HUO,HVO,HWO	Voh1	Iload=-100µA	Vcph-0.1	-	Vcph	V	-
voltage 1	поо,пуо,пуо	Vol1	Iload=100µA	-	-	0.5	V	-
Output		Voh2	Iload=-100µA	Vcpl-0.1	-	Vcpl	V	-
voltage 2	LUO,LVO,LWO	Vol2	Iload=100µA	-	-	0.5	V	-
Output		Voh3	Iload=-100µA	Vcph-0.2	-	Vcph	V	-
voltage 3	BR10,BR20	Vol3	Iload=10µA	-	-	0.9	V	-
Output		Voh4	Iload=-100µA	Vcph-0.2	-	Vcph	V	-
voltage 4	RUO,RVO,RWO	Vol4	Iload=100µA	<u> </u>	-	0.5	V	-
Output		Rohh	HUI,HVI,HWI = 5.0V Iload=-50mA	1.0	2.5	6.0	Ω	Before passing Tsw
resistance1	HUO,HVO,HWO	Rohl	HUI,HVI,HWI = 0V Iload=50mA	0.3	1.0	3.0	Ω	Before passing Tsw
Output		Rolh	LUI,LVI,LWI = 5.0V Iload=-50mA	1.0	2.5	6.0	Ω	Before passing Tsw
resistance2	LUO,LVO,LWO	Roll	LUI,LVI,LWI = 0V Iload=50mA	0.3	1.0	3.0	Ω	Before passing Tsw
Output		Rorh	RUI,RVI,RWI = 5.0V Iload=-5mA	0.8	1	1.2	kΩ	-
resistance3	RUO,RVO,RWO	Rorl	RUI,RVI,RWI = 0V Iload=5mA	0.8	1	1.2	kΩ	-
Output		Robh	BR1I,BR2I = 5.0V Iload=-5mA	0.8	1	1.2	kΩ	-
resistance4	- BRIO BRYO		BR1I,BR2I = 0V Robl=Vd/4mA	0.8	1	1.2	kΩ	Refer to Fig.2-e.
Leakage current at the time of VB reverse connection	BR10,BR20	Iol	BR10,BR20 =-18V, PGND1,2,3=0V	0	0.01	1.0	μΑ	-

* For the motor relay output, RUO, RVO, and RWO, connect the external series resistance more than 10 k Ω .



Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4MHz

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
Output limit	HUO,HVO,HWO	Io_lmth	When turning on After passing Tsw	-1.4	-1	-0.6	mA	Refer to Fig.2-d.
current			When turning off After passing Tsw	6	10	14	mA	Refer to Fig.2-d.
Output			-	5	8	14	μs	t_ilim = "00" Refer to Fig.2-d
current switching	HUO,HVO,HWO LUO,LVO,LWO	Tsw	-	10	16	28	μs	t_ilim = "01" Refer to Fig.2-d
time			-	20	32	56	μs	t_ilim = "10" Refer to Fig.2-d
		Tdonh1	Ta=-40°C, VCC=3.0 to 3.5V, Rload=33Ω, Cload=10000pF	50	120	1200	ns	Refer to Fig.2-d.
	HUI,HVI,HWI, HUO,HVO,HWO	Tdonh2	Ta=25/125°C, VCC=3.0 to 3.5V, Rload=33Ω, Cload=10000pF	50	120	250	ns	Refer to Fig.2-d.
Turn on input		Tdonh3	VCC=3.5 to 5.5V, Rload=33Ω, Cload=10000pF	50	120	250	ns	Refer to Fig.2-d.
		Tdonl1	Ta=-40°C, VCC=3.0 to 3.5V, Rload=33Ω, Cload=10000pF	50	120	1200	ns	Refer to Fig.2-d.
	LUI,LVI,LWI, LUO,LVO,LWO	Tdonl2	Ta=25/125°C, VCC=3.0 to 3.5V, Rload=33Ω, Cload=10000pF	50	120	250	ns	Refer to Fig.2-d.
		Tdonl3	VCC=3.5 to 5.5V, Rload=33Ω, Cload=10000pF	50	120	250	ns	Refer to Fig.2-d.
Turn off input	HUI,HVI,HWI, HUO,HVO,HWO	Tdoffh	Rload=33Ω, Cload=10000pF	100	180	300	ns	Refer to Fig.2-d.
propagation delay time	LUI,LVI,LWI, LUO,LVO,LWO	Tdoffl	Rload=33Ω, Cload=10000pF	100	180	300	ns	Refer to Fig.2-d.
		dTd1	Ta=-40°C, VCC=3.0 to 3.5V, Tdonh-Tdoffl, Tdonl-Tdoffh	-125	-	1150	ns	Difference between H or L side of the same phrases, U,V, and W
Difference of input propagation delay time	HUI,HVI,HWI, LUI,LVI,LWI, HUO,HVO,HWO LUO,LVO,LWO	dTd2	Ta=25/125°C, VCC=3.0 to 3.5V, Tdonh-Tdoffl, Tdonl-Tdoffh	-125	-	125	ns	Difference between H or L side of the same phrases, U,V, and W
		dTd3	VCC=3.5 to 5.5V, Tdonh-Tdoffl, Tdonl-Tdoffh	-125	-	125	ns	Difference between H or L side of the same phrases, U,V, and W

* For the measurement circuit, refer to Fig.2-b and Fig.2-c.




Fig.2-b Measurement circuit diagram (High side/Low side)




Fig.2-c Measurement circuit diagram (power supply relay/motor relay)





Fig.2-d Timing chart of output current switching time and input propagation delay time



Current detection circuit

Unless otherwise specified, Vb=4.5 to 28V, Vccop=3 to 5.5V, Ta=-40 to 125	,C
---	----

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
Input voltage range	VRI	Vin1	-	0.5	-	Vccop -1.4	V	-
	VRI	Voff1	Vin1=0.5 to Vccop-1.4V	-7	-	7	mV	-
Input offset voltage	AMP*P, AMP*M	Voff2	Gain=5, Vinr =-0.5V to 0.5V, VRO=Vccop/2, Iload = 0, and 1mA	-7	-	7	mV	-
Input offset voltage Temperature characteristic	AMP*P, AMP*M	VoffdT	Gain=5, Vinr =-0.5V to 0.5V, VRO=Vccop/2, Iload = 0, and 1mA	(-15)	-	(15)	μV/°C	The numerical value in a parenthesis means a design value.
Input bias current	VRI AMP*P, AMP*M	Iin	-	-1	-	1	μΑ	-
	VRO	Vo	Iload = -2mA	0.5	-	Vccop -1.4	V	-
Output voltage	AMD*O	Voh	Gain=5, Vinr=-0.1×Vccop, VRO=Vccop/2, Iload = -1mA	Vccop -0.3	-	Vccop	V	-
AMP*O		Vol	Gain=5, Vinr=0.1 × Vccop, VRO=Vccop/2, Iload = 1mA	0	-	0.3	V	-
Slow rote	Slew rate AMP*O SR1 SR2		Gain=5 Rload=1kΩ,	10	20	40	V/µs	Refer to Fig.3-d.
Siew rate			Cload=100pF	-40	-20	-10	V/µs	Refer to Fig.3-d.

* shows from 1 to 3

*The input resistance, R1 and R2 should be used in the range from 1.5 k Ω to 20k Ω , R3 should be used at 100 k Ω or less.

*The Gain should be used in the range from 5 to 30 times.

*The amplifier configuration should be used with the configuration shown in Fig.3-c.

* The numerical value in a parenthesis means a design value. The shipment test is not performed.






Fig.3-c Measurement circuit diagram





Oscillator / Divider

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4 MHz

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
Internal oscillation frequency	-	Fc	-	2.6	4	5.4	MHz	-
		Voh	Ioh=-2mA	$0.85 \times Vcc$	-	-	V	-
Output voltage	CLKOUT	Vol	Iol=2mA	-	-	0.15×Vcc	V	-
				-	Fc	-		co_sel = "01" (clk4m)
Division output	Division output CLKOUT	Fco	-	-	$Fc/2^3$	-	Hz	co_sel = "10" (clk500k)
				-	Fc/250	-		co_sel = "11" (clk16k)

* CLKOUT pin is connected to the internal resistance 100Ω (typ.).

Failure detection circuit

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Ec=4 MHz

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
		Vthblh	-	4.2	4.35	4.5	V	-
Detection voltage of Vb under voltage	VB1,VB2	Vthbll	-	3.9	4.05	4.2	V	-
under vortage		Vthblhys	-	0.2	0.3	0.4	V	-
Filtering time of Vb under voltage detection	VB1,VB2	Tbl	-	13	20	34	μs	-
		Vthclh	-	2.7	2.85	3.0	V	-
Detection voltage of Vcc under voltage	VCC1,VCC2	Vthcll	-	2.55	2.70	2.85	V	-
		Vthclhys	-	0.10	0.15	0.20	V	-
Replying time of Vcc under voltage detection	VCC1,VCC2	Tcl	-	10	20	40	μs	-
		Vthchh	-	5.6	5.75	5.9	V	-
Detection voltage of Vcc over voltage	VCC1,VCC2	Vthchl	-	5.5	5.65	5.8	V	-
		Vthchhys	-	0.05	0.10	0.15	V	-
Filtering time of Vcc over voltage detection	VCC1,VCC2	Tch	-	13	20	34	μs	-
Detection temperature of over temperature	-	Tsdh	-	(155)	(170)	(185)	°C	The numerical value in a parenthesis means a design value.
Release temperature of over temperature detection	-	Tsdl	-	(145)	(160)	(175)	°C	The numerical value in a parenthesis means a design value.
Filtering time of over temperature detection	-	Ttsd	-	(13)	(20)	(34)	μs	The numerical value in a parenthesis means a design value.

* The numerical value in a parenthesis means a design value. The shipment test is not performed.
* When Vcc is lower than the detection voltage of Vcc under voltage further, IC will be the stand-by state.


Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
				3.9	6	10.2		df_sh=000
Filtering time of				5.2	8	13.6		df_sh=001
short-circuit detection	-	Tsf	-	6.5	10	17.0	μs	df_sh=010
				7.8	12	20.4		df_sh=011
Short-circuit detection threshold voltage (High-side)				0.4	0.5	0.6		vthh_sh=00
	-	57,11 1		0.6	0.75	0.9	T 7	vthh_sh=01
		Vthh_sh	-	0.8	1	1.2	V	vthh_sh=10
				1.0	1.25	1.5		vthh_sh=11
		Vthl_sh	-	0.4	0.5	0.6		vthl_sh=00
Short-detection				0.6	0.75	0.9	T 7	vthl_sh=01
threshold voltage (Low-side)	-			0.8	1	1.2	V	vthl_sh=10
				1.0	1.25	1.5		vthl_sh=11
		Voh	Ioh = -5mA	0.9×Vcc	-	-	V	-
NDIAG output voltage	NDIAG	Vol	Iol = 5mA	-	-	0.1×Vcc	V	-
L hold voltage	NDIAG	Vlk	Vcc=1.1V to Vthcll Iol = 100µA	0	-	0.3	V	Refer to Fig.5-2c.
Frequency of high frequency detection	-	Fh	-	6.4	8	9.6	MHz	-
Frequency of low frequency detection	-	Fl	-	1.6	2	2.4	MHz	-

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4 MHz

The voltage between HS and SH of the IC terminals has prescribed the short-circuit detection threshold voltage (High-side).

The voltage between SH and PGND of the IC terminals has prescribed the short-circuit detection threshold voltage (Low-side).

* Since current flows into HS terminal and SH* terminal, the short-detection threshold value is decided by the external resistance of a register, HS, and SH*.



ALARM input circuit

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note	
High level input current	ALARM1	Iih	Vcc = 5.0V, Vin = 5.0V	50	100	200	μΑ	-	
Low level input current	ALARM2	Iil	Vcc = 5.0V, Vin = 0V	-5	-	5	μΑ	-	
High level input detection voltage	ALARM1	Vih		0.75× Vcc	-	-	V	-	
Low level input detection voltage	ALARM2	Vil	-	-	-	0.25× Vcc	V	-	
		1			16x2 ² /Fc +1/Fc	-	-	s	df_alm1 = "00" df_alm2 = "00"
Pulse width of	ALARM1		H,L detection	III detection	1000x2 ² /Fc +1/Fc	-	-	s	df_alm1 = "01" df_alm2 = "01"
input detection	ALARM2	Twmin		2000x2 ² /Fc +1/Fc	-	-	s	df_alm1 = "10" df_alm2 = "10"	
				4000x2 ² /Fc +1/Fc	-	-	s	df_alm1 = "11" df_alm2 = "11"	
				-	-	15x2²/Fc -1/Fc	s	df_alm1 = "00" df_alm2 = "00"	
Pulse width of	ALARM1	T	III detection	-	-	999x2 ² /Fc -1/Fc	s	df_alm1 = "01" df_alm2 = "01"	
input removal	ALARM2	Twmax	H,L detection	-	-	1999x2 ² /Fc -1/Fc	s	df_alm1 = "10" df_alm2 = "10"	
				-	-	3999x2 ² /Fc -1/Fc	s	df_alm1 = "11" df_alm2 = "11"	

Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4 MHz

<<User note>>

*The pulse width of the input detection (Twmin) means the pulse width which passes through a digital filter and appears to an output. The pulse width of the input removal (Twmax) means the pulse width which is removed by the digital filter (Fig.6-b).




Fig.6-b Pulse width of input removal (with filter) and pulse width of input detection (with filter)

EN_CP Input circuit


I Inless otherwise specified	Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C
Unicos Uniciwise specificu,	$v_0 = 4.5 \ 10 \ 20 \ 0, \ v_0 = 5 \ 10 \ 5.5 \ 0, \ 1a = -40 \ 10 \ 125 \ C$

Item	Applied terminal	Symbol	Measurement condition	Min	Тур.	Max	Unit	Note
High level input current	EN_CP	Iih	Vcc = 5.0V, Vin = 5.0V	50	100	200	μΑ	-
Low level input current		Iil	Vcc = 5.0V, Vin = 0V	-5	-	5	μΑ	-
High level input detection voltage	EN_CP	Vih		$0.75 \times Vcc$	-	-	V	-
Low level input detection voltage		Vil		-	-	$0.25 \times Vcc$	V	-

SPI Communication circuit


Unless otherwise specified, Vb=4.5 to 28V, Vcc=3 to 5.5V, Ta=-40 to 125°C, Fc=4 MHz

Item	Applied termina l	Symb ol	Measuremen t condition	Min	Тур.	Max	Unit	Note
High level input current	/CS	Iih	Vcc = 5.0V, Vin = 5.0V	-5	-	5	μΑ	-
Low level input current	105	Iil	Vcc = 5.0V, Vin = 0V	-200	-100	-50	μΑ	-
High level input current	SCK,	Iih	Vcc = 5.0V, Vin = 5.0V	50	100	200	μΑ	-
Low level input current	SDIN	Iil	Vcc = 5.0V, Vin = 0V	-5	-	5	μΑ	-
High level input detection voltage	/CS, SCK,	Vthh		0.75× Vcc	-	-	V	-
Low level input detection voltage	SDIN	Vthl		-	-	0.25× Vcc	V	-
Output voltage	SDOUT	Vohso	Iohso = -5mA	0.9×V cc	-	-	V	-
		Volso	Iolso = 5mA	-	-	0.1×V cc	V	-
Valid standby time	100	Tcsck	fop = 2MHz	250	-	-	ns	Time from /CS falling edge to SCK rising edge.
Invalid standby time	/CS SCK	Tckcs	-	250	-	-	ns	Time from the last SCK falling edge to /CS rising edge
Delay time from /CS falling to SDOUT	/CS	Tcsdo	Cload=100pF	-	-	340	ns	Time until SDOUT stops being the Tri State from /CS falling edge
Delay time from SDOUT to /CS rising	SDOUT	Tdocs	Cload=100pF	-	-	100	ns	Time until SDOUT becomes the Tri State from /CS rising edge
SDIN setup time	SCK	Tdick	-	120	-	-	ns	Time when SDIN is valid before SCK falling edge
SDIN hold time	SDIN	Tckdi	-	120	-	-	ns	Time when SDIN is valid after SCK falling edge
SDOUT valid time	SCK SDOUT	Tckdo	Cload=100pF	-	-	100	ns	Time from SCK rising edge to valid output data
/CS invalid time	/CS	Tcsh	-	5	-	-	μs	Invalid time between continuous /CS
Operation frequency	SCK	fop	-	-	-	2	MHz	-



SPI Timing chart

Reference circuit diagram




- * These circuit constants are reference circuit examples, and are not guaranteed.
- The external circuit should be decided after certainly evaluating and confirming on the unit board supposing the usage environment.
- * The smoothing capacitor connected externally to the power supply terminals (VB1, VB2, VCC1, VCC2 and VCC_OP) should be the layout on the IC as close as possible.
- *The power supply of the resistance partial pressure connected to the VRI terminal should be used as the same power supply as VCC_OP.
- * AGND1, 2 and PGND1, 2, and 3 should be the solid GND (potential ±0.3V) on the unit board.
- *Consider notes of each block at the time of a unit design.
- * Do not implement incorrectly. The destruction of the ICs or the damage to the devices may occur.

PACKAGE

LQFP64-P-1010-0.50E

Unit: mm



Revision history

Version	ltem	Contents (Changes)	Modification date	
1.0	-	New release	2016-03-28	
2.0	All chapter	Modify the specification by corresponding to the ES2.	2017-04-28	
	Pre-driver circuit	Modify the block diagram and review the explanation.		
	Abnormal detection circuit	Review the explanation of operation. Add Note4 / Note5 Change the word `Latch` to `Hold` in each timing chart of the abnormal detection.		
	SPI Register Map	Review the explanation. Modify the status5 [7:4] register.		
	Reference circuit diagram	Modify the reference circuit diagram		
2.1	Abnormal detection circuit	Explanation of operation of oscillation frequency monitoring function, revision of timing chart of oscillation frequency monitoring function.	2017-08-07	
	Absolute maximum ratings	Change of absolute maximum ratings.		
2.2	SPI Register Map	Modify the config 1 [3:1], 2[4:0], 3[7:6] [3:1] register.	2018-04-02	
2.3	Absolute maximum ratings Operating voltage range	Delete time regulation of VB = 28 V.	2018-04-18	
2.4	-	Modify the text.	2018-05-07	
2.5	-	Add supplementary explanation	2019-02-27	

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Motor/Motion/Ignition Controllers & Drivers category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below :

FSB50550TB2FSBF15CH60BTHMSVCPM2-63-12MSVGW45-14-2MSVGW54-14-3MSVGW54-14-5NTE7043LA6565VR-TLM-ELB11650-ELB1837M-TLM-ELB1845DAZ-XELC898300XA-MHSS30-TE-L-E26700LV8281VR-TLM-HBA5839FP-E2IRAM236-1067ALA6584JA-AHLB11847L-ENCV70501DW002R2GAH293-PL-BSTK672-630CN-ETND315S-TL-2HFNA23060FSB50250ABFNA41060MSVB54MSVBTC50EMSVCPM3-54-12MSVCPM3-63-12MSVCPM4-63-12MSVTA120FSB50550ABNCV70501DW002GLC898301XA-MHLV8413GP-TE-L-EMSVGW45-14-3MSVGW45-14-4MSVGW45-14-5MSVGW54-14-4STK984-091A-EMP6519GQ-ZLB11651-EIRSM515-025DA4LV8127T-TLM-HMC33812EKR2NCP81382MNTXGTDA21801LB11851FA-BHNCV70627DQ001R2GKKKKKKKKKK