TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# **TC74HC259AP, TC74HC259AF**

#### 8-Bit Addressable Latch

The TC74HC259A is a high speed CMOS ADDRESSABLE LATCH fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The respective bits are controlled by address inputs A, B, and C. When  $\overline{CLEAR}$  input is held high and enable input G is held low, the data is written into the bit selected by address inputs, the other bit hold their previous conditions.


When both  $\overline{\text{CLEAR}}$  and  $\overline{\text{G}}$  held high, writing of all bits is inhibited regardless of adress inputs, and their previous condition are held. When  $\overline{\text{CLEAR}}$  is held low and  $\overline{\text{G}}$  is held high, all bits are resent to low regardless of the other inputs. When both of  $\overline{\text{CLEAR}}$  and  $\overline{\text{G}}$  held low, all bits which isn't selected by adress inputs are resent to low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### **Features**

- High speed:  $t_{pd} = 15 \text{ ns (typ.)}$  at  $V_{CC} = 5 \text{ V}$
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)}$  at  $T_a = 25^{\circ}C$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: | IOH | = IOL = 4 mA (min)
- Balanced propagation delays: t<sub>pLH</sub> ≃ t<sub>pHL</sub>
- Wide operating voltage range: VCC (opr) = 2 to 6 V
- Pin and function compatible with 74LS259

### Pin Assignment






Weight

DIP16-P-300-2.54A : 1.00 g (typ.) SOP16-P-300-1.27A : 0.18 g (typ.)

## **IEC Logic Symbol**



#### **Truth Table**


Input	Inputs Output Addre		Each Other	Function
CLEAR	G	Latch	Output	1 dilotion
Н	L	D	QiO	Addressable Latch
Н	Н	QiO	QiO	Memory
L	L	D	L	8-Line Demultriplexer
L	Н	L	L	Clear All Bits to "L"

Se	lect Inpu	uts	Latch Addressed			
С	В	Α	Later Addressed			
L	L	L	Q0 ((			
L	L	Н	Q1			
L	Н	L	Q2 (// )			
L	Н	Н	Q3			
Н	L	L	Q4			
Н	L	Н	Q5			
Н	Н	\L_\	Q6			
Н	Н	Ħ	Q7			

D: The level at the data input.

QiO: The level before the indicared steady-state input conditions were established (i = 0, 1, .... 7)

#### **System Diagram**



#### Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	VCC	-0.5 to 7.0	V
DC input voltage	VIN	$-0.5$ to $V_{CC} + 0.5$	<b>V</b>
DC output voltage	Vout	-0.5 to V <sub>CC</sub> + 0.5	٧
Input diode current	√/lk	±20	mA
Output diode current	I <sub>OK</sub>	±20	mA
DC output current	lout	±25	mA
DC V <sub>CC</sub> /ground current	Icc	±50	mA
Power dissipation	P <sub>D</sub>	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T <sub>stg</sub>	–65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied until 300 mW.

3

## **Operating Ranges (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	2 to 6	V
Input voltage	V <sub>IN</sub>	0 to V <sub>CC</sub>	V
Output voltage	V <sub>OUT</sub>	0 to V <sub>CC</sub>	⟨v
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
		0 to 1000 (V <sub>CC</sub> = 2.0 V)	
Input rise and fall time	t <sub>r</sub> , t <sub>f</sub>	0 to 500 (V <sub>CC</sub> = 4.5 V)	ns
		0 to 400 (V <sub>CC</sub> = 6.0 V)	())

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V<sub>CC</sub> or GND.

#### **Electrical Characteristics**

#### **DC Characteristics**

Characteristics	Symbol	Т	est Condition		Ta = 25°C			Te 40 to	Unit	
	-			V <sub>CC</sub> (V)	Min	Typ. (	Max	Min	Max	
				2.0	1.50			1.50	_	
High-level input voltage	$V_{IH}$	-	- 7(//	4.5	3.15	$(\mathcal{H})$	) —	3.15	_	V
			40	6.0	4.20		/ _	4.20	_	
Laurelaurelâne est				2.0	_ \	//-	0.50	_	0.50	
Low-level input voltage	$V_{IL}$	((-	-)) ~	4.5	1	//-	1.35	_	1.35	V
				6.0		_	1.80	_	1.80	
	Voн	(		2.0	1.9	2.0	_	1.9	_	
Libert Level and and			$\Lambda_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	_	4.4	_	
High-level output voltage		VIN = VIH or VIL	<	6.0	5.9	6.0	_	5.9	_	V
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	_	4.13	_	
	( /-	$\supset$	$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	_	5.63	_	
	/ / /			2.0	_	0.0	0.1	_	0.1	
		·	$I_{OL} = 20 \mu A$	4.5	_	0.0	0.1	_	0.1	
Low-level output voltage	2 V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6.0	_	0.0	0.1	_	0.1	V
		$\wedge$	$I_{OL} = 4 \text{ mA}$	4.5	_	0.17	0.26	_	0.33	
		4	$I_{OL} = 5.2 \text{ mA}$	6.0	_	0.18	0.26	_	0.33	
Input leakage current	)) I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or	GND	6.0	_	_	±0.1	_	±1.0	μА
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or	GND	6.0	_	_	4.0	_	40.0	μΑ



## Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$ )

Characteristics	Symbol	Test Condition		Ta = 25°C		Ta = -40 to 85°C	Unit	
			V <sub>CC</sub> (V)	Тур.	Limit	Limit		
Minimum pulse width			2.0	_	75	95		
( $\overline{\overline{G}}$ )	t <sub>W (L)</sub>	_	4.5	\ <u> </u>	15	19	ns	
(6)			6.0		13	16		
Minimum pulse width			2.0	(F)	75	95		
(CLEAR)	t <sub>W (L)</sub>	_	4.5		15	19	ns	
(CLLAR)		<	6.0	( ))	13	16		
Minimum set-up time			2.0		50	60		
(DATA)	ts	_	4.5	> —	10	12	ns	
(DATA)			6.0	_	9	11		
Minimum set-up time		4	2.0	_	25	30		
(A, B, C)	ts	-	4.5	- (	5	6	ns	
(11, 13, 13)			6.0	-((	)5_	5		
Minimum hold time			2.0	(7)	25	30		
(DATA)	t <sub>h</sub>	2	4.5		5	6	ns	
(Driff)		4()	6.0	<del>/</del>	5	5		
Minimum hold time			2.0		0	0		
(A, B, C)	t <sub>h</sub>		4.5	) —	0	0	ns	
(r, 5, 5)		4()	6.0	_	0	0		

## AC Characteristics ( $C_L = 15 \text{ pF}$ , $V_{CC} = 5 \text{ V}$ , $Ta = 25 ^{\circ}\text{C}$ , input: $t_r = t_f = 6 \text{ ns}$ )

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	tīth tīhl		_	4	8	ns
Propagation delay time (DATA-Q)	t <sub>pLH</sub>	(V) -	_	15	22	ns
Propagation delay time (A, B, C-Q)	t <sub>pLH</sub>	-	_	21	32	ns
Propagation delay time ( G -Q)	t <sub>pLH</sub> t <sub>pĤ</sub> ⊵	_	_	16	28	ns
Propagation delay time (CLEAR-Q)	tpHL	_	_	13	23	ns

AC Characteristics ( $C_L = 50 \text{ pF}$ , input:  $t_r = t_f = 6 \text{ ns}$ )

Characteristics	Symbol	Test Condition	Fest Condition		Ta = 25°C			Ta = -40 to 85°C	
			V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	
	4		2.0	_	30	75	_	95	
Output transition time	t <sub>TLH</sub>	_	4.5	_	8 <	15	_	19	ns
	t <sub>THL</sub>		6.0	_	7	13	_	16	
Propagation delay	<b></b>		2.0	_	56	130	) <del>}</del>	165	
time	t <sub>pLH</sub>	_	4.5	_	18	26	/_	33	ns
(DATA-Q)	t <sub>pHL</sub>		6.0	<b>₹</b> \	15//	22	_	28	
Propagation delay	<b></b>		2.0	->	83	185	_	230	
time	t <sub>pLH</sub>	_	4.5	_((	25	> 37	_	46	ns
(A, B, C-Q)	t <sub>pHL</sub>		6.0		21	31		39	
Propagation delay	t <sub>pLH</sub>		2.0 <	1(-)	67	165	7	205	
time	•	_	4.5	\ <del>-</del>	20	33	> -/	41	ns
( <del>G</del> -Q)	t <sub>pHL</sub>		6.0	/ A *	17	28		35	
Propagation delay			2.0		52	135	4	170	
time	$t_{pHL}$	_	4.5	_	16	27	50	34	ns
(CLEAR -Q)		40	6.0	_	14	23	_	29	
Input capacitance	C <sub>IN</sub>			_	5	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub> (Note)		> (/		35	) —	_		pF

Note: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ 




## **Package Dimensions**

DIP16-P-300-2.54A Unit: mm



## **Package Dimensions**

SOP16-P-300-1.27A Unit: mm



8

#### RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
  MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
  limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
  automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
  safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
  PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
  TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
  Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
  OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

9

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Latches category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below:

M38510/75403BSA 634674X 634752C ML4875CS-5 54FCT573ATDB 401639B 027063C 029314R 54FCT573CTLB NLV14043BDR2G 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A 2.PM30.006-30 MIC59P50YV NLV14042BDR2G 4.401.001 NLV14044BDR2G 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573MTCX MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 74AHCT573D.112 74FCT16373CTPVG8 74FCT573ATQG 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20