CMOS Digital Integrated Circuits   Silicon Monolithic

TC7PCI3412MT,TC7PCI3415MT

1. Functional Description
- 4 Differential Channel, 2:1 multiplexer/demultiplexer switch for PCI Express Gen3

2. General
The TC7PCI3412MT and TC7PCI3415MT are 4 differential channel, 1-2 multiplexer/demultiplexer for PCI Express Gen3 (8Gbps), or other high-speed interface applications.

The An+/An- inputs is connected to the Bn+/Bn- or Cn+/Cn- outputs determined by the combination both the select input (SEL) and output enable ($\overline{OE}$). When the output enable ($\overline{OE}$) input is held high-level, the switches are open (high-impedance state) with regardless the state of select inputs and reducing consumption current.

All inputs are equipped with protection circuits against static discharge.

3. Features
(1) Operating voltage: V_{CC} = 3.0 to 3.6 V

(2) Switch terminal ON-capacitance: $C_{I/O}$ = 1.5 pF Switch On (typ.) @V_{CC} = 3.3 V

(3) ON resistance: R_{ON} = 7.5 Ω (typ.) @V_{CC} = 3.0 V, V_{IS} = 0 V

(4) -3dB Bandwidth: BW = 10 GHz (typ.) @ V_{CC} = 3.3 V

(5) Insertion Loss: DDIL = -1 dB (typ.) @ V_{CC} = 3.3 V, f = 4 GHz

(6) Off Isolation: DDOIRR = -20 dB (typ.) @ V_{CC} = 3.3 V, f = 4 GHz

(7) Crosstalk: DDNEXT = -40 dB (typ.) @ V_{CC} = 3.3 V, f = 4 GHz

(8) ESD performance: Machine model ≥ ±200 V, Human body model ≥ ±2000 V

(9) Package: TQFN42

4. Packaging

BOTTOM VIEW

TQFN42

5. Marking

TC7PCI3412MT   TC7PCI3415MT

6. Pin Assignment

TC7PCI3412MT

```
                    VCC  OE 1 VCC GND
                    42   41  40   39

GND    1  [ ]                      [ ]  38  B0+
A0+    2  [ ]                      [ ]  37  B0−
A0−    3  [ ]                      [ ]  36  B1+
GND    4  [ ]                      [ ]  35  B1−
VCC    5  [ ]                      [ ]  34  C0+
A1+    6  [ ]                      [ ]  33  C0−
A1−    7  [ ]                      [ ]  32  C1+
VCC    8  [ ]                      [ ]  31  C1−
SEL    9  [ ]                      [ ]  30  VCC
GND   10  [ ]                      [ ]  29  B2+
A2+   11  [ ]                      [ ]  28  B2−
A2−   12  [ ]                      [ ]  27  B3+
VCC   13  [ ]                      [ ]  26  B3−
GND   14  [ ]                      [ ]  25  C2+
A3+   15  [ ]                      [ ]  24  C2−
A3−   16  [ ]                      [ ]  23  C3+
GND   17  [ ]                      [ ]  22  C3−

                    18   19  20   21
                    VCC  OE 2 VCC GND
```

TC7PCI3415MT

```
                    GND VCC  OE 1 VCC
                    42   41  40   39

A0+    1  [ ]                      [ ]  38  GND
A0−    2  [ ]                      [ ]  37  B0+
C0+    3  [ ]                      [ ]  36  B0−
C0−    4  [ ]                      [ ]  35  GND
A1+    5  [ ]                      [ ]  34  VCC
A1−    6  [ ]                      [ ]  33  B1+
C1+    7  [ ]                      [ ]  32  B1−
C1−    8  [ ]                      [ ]  31  VCC
VCC    9  [ ]                      [ ]  30  SEL
A2+   10  [ ]                      [ ]  29  GND
A2−   11  [ ]                      [ ]  28  B2+
C2+   12  [ ]                      [ ]  27  B2−
C2−   13  [ ]                      [ ]  26  VCC
A3+   14  [ ]                      [ ]  25  GND
A3−   15  [ ]                      [ ]  24  B3+
C3+   16  [ ]                      [ ]  23  B3−
C3−   17  [ ]                      [ ]  22  GND

                    18   19  20   21
                    GND VCC  OE 2 VCC
```

7. Block Diagram

8. Principle of Operation

8.1. Truth Table

Inputs $\overline{OE1}$	Inputs $\overline{OE2}$	Inputs SEL	Function	
L	—	L	An+ port = Bn+ port, An- port = Bn- port	(n=0,1)
L	—	H	An+ port = Cn+ port, An- port = Cn- port	(n=0,1)
H	—	—	An, Bn, Cn port Disconnect	(n=0,1)
—	L	L	An+ port = Bn+ port, An- port = Bn- port	(n=2,3)
—	L	H	An+ port = Cn+ port, An- port = Cn- port	(n=2,3)
—	H	—	An, Bn, Cn port Disconnect	(n=2,3)

—: Don't care.

9. Absolute Maximum Ratings (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V_{CC}		-0.5 to 4.6	V
Input voltage ($\overline{OE1}$, $\overline{OE2}$, SEL)	V_{IN}		-0.5 to 4.6	V
Switch I/O voltage	V_S		-0.5 to V_{CC} +0.5	V
Switch I/O current	I_S		50	mA
Power dissipation	P_D		500	mW
V_{CC}/ground current	I_{CC}/I_{GND}		±50	mA
Storage temperature	T_{stg}		-55 to 125	℃

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

10. Operating Ranges (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V_{CC}		3.0 to 3.6	V
Input voltage ($\overline{OE1}$, $\overline{OE2}$, SEL)	V_{IN}		0 to 3.6	V
Switch I/O voltage	V_S		0 to V_{CC}	V
Operating temperature	T_{opr}		-40 to 85	℃
Input rise time	dt/dv		0 to 10	ns/V
Input fall time	dt/dv		0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused control inputs must be tied to either V_{CC} or GND.

11. Electrical Characteristics

11.1. DC Characteristics (Note) (Unless otherwise specified, T_a = -40 to 85 ℃)

Characteristics	Symbol	Note	Test Condition	V_{CC} (V)	Min	Typ.	Max	Unit
High-level input voltage ($\overline{OE1}$, $\overline{OE2}$, SEL)	V_{IH}		—	3.0 to 3.6	0.65 × V_{CC}	—	—	V
Low-level input voltage ($\overline{OE1}$, $\overline{OE2}$, SEL)	V_{IL}		—	3.0 to 3.6	—	—	0.35 × V_{CC}	V
Input leakage current ($\overline{OE1}$, $\overline{OE2}$, SEL)	I_{IN}		V_{IN} = 0 to 3.6 V	3.0 to 3.6	—	—	±1	μA
Switch OFF-state leakage current	I_{SZ}		V_{IS} = 0 to V_{CC}, $\overline{OE1}$ = $\overline{OE2}$ = V_{CC}	3.0 to 3.6	—	—	±1	μA
ON-resistance	R_{ON}	(Note 1)	V_{IS} = 0 V, I_{IS} = 30 mA	3.0	—	7.5	11.5	Ω
	R_{ON}	(Note 1)	V_{IS} = 1.2 V, I_{IS} = 30 mA	3.0	—	8.5	13.5	Ω
Difference of ON-resistance between switches (bit to bit)	ΔR_{ON}	(Note 1)	V_{IS} = 0 V, 1.2 V, I_{IS} = 15 mA	3.0	—	0.1	—	Ω
ON-resistance flatness	$R_{ON(flat)}$	(Note 1)	V_{IS} = 0 V to 1.2 V, I_{IS} = 15 mA	3.0	—	1	—	Ω
Quiescent supply current	I_{CC}		V_{IN} = V_{CC} or GND, $\overline{OE1}$ = $\overline{OE2}$ = V_{CC}	3.6	—	—	1	μA
Quiescent supply current	I_{CC}		V_{IN} = V_{CC} or GND, $\overline{OE1}$ = $\overline{OE2}$ = GND	3.6	—	400	800	μA

Note : All typical values are at T_a = 25 ℃.
Note 1: ON-resistance is measured by measuring the voltage drop across the switch at the indicated current.

2013-08-09
Rev.3.0

11.2. AC Characteristics (Note) (Unless otherwise specified, T$_a$ = -40 to 85 ℃)

Characteristics	Symbol	Note	Test Condition	V$_{CC}$ (V)	Min	Typ.	Max	Unit
Propagation delay time	t$_{PLH}$/ t$_{PHL}$	(Note 1)	C$_L$ = 5 pF See Fig. 12.1	3.3 ± 0.3	—	0.1	—	ns
Turn-ON time (SEL to Output)	t$_{on}$		R$_L$ = 50 Ω, C$_L$ = 5 pF See Fig. 12.2	3.3 ± 0.3	—	10	15	ns
Turn-ON time ($\overline{OE}$ to Output)	t$_{on}$		R$_L$ = 50 Ω, C$_L$ = 5 pF See Fig. 12.2	3.3 ± 0.3	—	37	50	μs
Turn-OFF time (SEL to Output)	t$_{off}$		R$_L$ = 50 Ω, C$_L$ = 5 pF See Fig. 12.2	3.3 ± 0.3	—	3.5	5	ns
Turn-OFF time ($\overline{OE}$ to Output)	t$_{off}$		R$_L$ = 50 Ω, C$_L$ = 5 pF See Fig. 12.2	3.3 ± 0.3	—	5	6.5	ns
Break before make	TBBM		R$_L$ = 50 Ω, C$_L$ = 5 pF See Fig. 12.3	3.3 ± 0.3	3	—	9	ns
Output skew (bit to bit)	t$_{SK(b)}$	(Note 1)	C$_L$ = 5 pF See Fig. 12.4	3.3 ± 0.3	—	5	—	ps
Output skew (channel to channel)	t$_{SK(CH)}$	(Note 1)	C$_L$ = 5 pF See Fig. 12.5	3.3 ± 0.3	—	10	—	ps
Differential OFF isolation	DDOIRR	(Note 1)	R$_T$ = 50 Ω, f = 4 GHz See Fig. 12.6	3.3 ± 0.3	—	-20	—	dB
Differential Near-end crosstalk	DDNEXT	(Note 1)	R$_T$ = 50 Ω, f = 4 GHz See Fig. 12.7	3.3 ± 0.3	—	-40	—	dB
Differential return loss	DDRL	(Note 1)	R$_T$ = 50 Ω, f = 4 GHz See Fig. 12.8	3.3 ± 0.3	—	-20	—	dB
Differential insertion loss	DDIL	(Note 1)	R$_T$ = 50 Ω, f = 4 GHz See Fig. 12.8	3.3 ± 0.3	—	-1	—	dB
-3dB Bandwidth	BW	(Note 1)	R$_T$ = 50 Ω, C$_L$ = 0 pF See Fig. 12.8	3.3 ± 0.3	—	10	—	GHz

Note   : All typical values are at T$_a$ = 25 ℃.
Note 1: This parameter is guaranteed by design.

11.3. Capacitive Characteristics (Note) (Unless otherwise specified, T$_a$ = 25 ℃)

Characteristics	Symbol	Note	Test Condition	V$_{CC}$ (V)	Typ.	Unit
Input capacitance ($\overline{OE}$1, $\overline{OE}$2, SEL)	C$_{IN}$		V$_{IN}$ = 0 V	3.3	3	pF
Switch terminal OFF-capacitance (An+, An-)	C$_{I/O}$		$\overline{OE}$1 = $\overline{OE}$2 = V$_{CC}$, V$_{IS}$ = 0 V	3.3	0.8	pF
Switch terminal OFF-capacitance (Bn+, Bn-, Cn+, Cn-)			$\overline{OE}$1 = $\overline{OE}$2 = V$_{CC}$, V$_{IS}$ = 0 V	3.3	0.5	pF
Switch terminal ON-capacitance	C$_{I/O}$		$\overline{OE}$1 = $\overline{OE}$2 = GND, V$_{IS}$ = 0 V	3.3	1.5	pF

Note: Parameter guaranteed by design.

12. AC Electrical Test Circuit (Fig)

Fig. 12.1   Propagation delay time

Fig. 12.2   Turn-ON and Turn-OFF time

Fig. 12.3   Break before make

Fig. 12.4   Output skew (bit to bit)

Fig. 12.5   Output skew (channel to channel)

R$_L$ = 50 Ω
All unused ports are connected to GND
through 50 Ω pull-down resistors.

Fig. 12.6   Differential OFF isolation

R$_L$ = 50 Ω
All unused ports are connected to GND
through 50 Ω pull-down resistors.

Fig. 12.7   Differential Near-end crosstalk

2013-08-09
Rev.3.0

$R_L = 50 \ \Omega$
All unused ports are connected to GND
through 50 Ω pull-down resistors.

Fig. 12.8   Differential return loss, Differential insertion loss, -3dB Bandwidth

Package Dimensions

Unit: mm

BOTTOM VIEW

Weight: 0.06 g (typ.)

Package Name(s)
TOSHIBA: P-UQFN42-0409-0.50-001
Nickname: TQFN42

RESTRICTIONS ON PRODUCT USE

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs *category:*

Click to view products by Toshiba *manufacturer:*

Other Similar products are found below :

NLV74HC4066ADR2G   HEF4051BP   MC74HC4067ADTG   DG508AAK/883B   NLV14051BDG   016400E   PI3V512QE   7705201EC   PI2SSD3212NCE   NLAS3257CMX2TCG   PI3DBS12412AZLEX   PI3V512QEX   PI3DBS16213ZLEX   PI3DBS16415ZHEX   MUX36S16IRSNR   74LVC1G3157GM-Q10X   TC7W53FK,LF   CD4053BM96   MC74HC4053ADWR2G   SN74LV4051APWR   HEF4053BT.653   PI3L720ZHEX   ADG5408BRUZ-REEL7   ADG1404YRUZ-REEL7   ADG1208YRZ-REEL7   MAX4704EUB+T   ADG1406BRUZ-REEL7   LTC4305IDHD#PBF   CD4053BPWRG4   74HC4053D.653   74HCT4052PW.118   74LVC2G53DP.125   74HC4052DB.112   74HC4052PW.112   74HC4053DB.112   74HC4067DB.112   74HC4351DB.112   74HCT4052D.112   74HCT4052DB.112   74HCT4053DB.112   74HCT4067D.112   74HCT4351D.112   74LV4051PW.112   FSA1256L8X_F113   PI5V330QE   PI5V331QE   5962-8771601EA   5962-87716022A   ADG5249FBRUZ   ADG1438BRUZ