

CMOS Digital Integrated Circuits Silicon Monolithic

TC7WP3125FK

1. Functional Description

· Low-Voltage, Low-Power 2-Bit Dual-Supply Bus Buffer

2. General

The TC7WP3125FK is a dual supply, advanced high-speed CMOS 2-bit dual supply voltage interface bus buffer fabricated with silicon gate CMOS technology.

It is also designed with over voltage tolerant inputs and outputs up to 3.6 V. Designed for use as an interface between a 1.2-V, 1.5-V, 1.8-V, or 2.5-V bus and a 1.8-V, 2.5-V or 3.6-V bus in mixed 1.2-V, 1.5-V, 1.8-V or 2.5-V/1.8-V, 2.5-V or 3.6-V supply systems.

The A-input interfaces with the 1.2-V, 1.5-V, 1.8-V or 2.5-V bus, the B-output with the 1.8-V, 2.5-V, 3.3-V bus.

The enable input \overline{OE} can be used to disable the device so that the signal lines are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

3. Features (Note)

- (1) Wide operating temperature range: $T_{opr} = -40$ to 125 °C (Note 1)
- (2) Operating voltage: 1.2~V to 1.8~V / 1.2~V to 2.5~V / 1.2~V to 3.3~V / 1.5~V to 2.5~V

$$1.5~V$$
 to $3.3~V$ / $1.8~V$ to $2.5~V$ / $1.8~V$ to $3.3~V$ / $2.5~V$ to $3.3~V$

(3) High-speed operation: $t_{pd} = 6.8 \text{ ns (max)} (V_{CCA} = 2.5 \pm 0.2 \text{ V}, V_{CCB} = 3.3 \pm 0.3 \text{ V})$

 t_{pd} = 7.8 ns (max) (V $_{CCA}$ = 1.8 \pm 0.15 V, V $_{CCB}$ = 3.3 \pm 0.3 V)

 t_{pd} = 8.6 ns (max) (V_{CCA} = 1.5 ± 0.1 V, V_{CCB} = 3.3 ± 0.3 V)

 t_{pd} = 22 ns (max) (V_{CCA} = 1.2 \pm 0.1 V, V_{CCB} = 3.3 \pm 0.3 V)

 t_{pd} = 9.5 ns (max) (V $_{CCA}$ = 1.8 \pm 0.15 V, V $_{CCB}$ = 2.5 \pm 0.2 V)

 $t_{pd} = 10.5 \text{ ns (max)} (V_{CCA} = 1.5 \pm 0.1 \text{ V}, V_{CCB} = 2.5 \pm 0.2 \text{ V})$

 t_{pd} = 23 ns (max) (V_{CCA} = 1.2 ± 0.1 V, V_{CCB} = 2.5 ± 0.2 V)

 t_{pd} = 30 ns (max) (V_{CCA} = 1.2 ± 0.1 V, V_{CCB} = 1.8 ± 0.15 V)

(4) Output current: $|I_{OHB}|/I_{OLB} = 12 \text{ mA (min)} (V_{CCB} = 3.0 \text{ V})$

 $|I_{OHB}|/I_{OLB} = 9 \text{ mA (min)} (V_{CCB} = 2.3 \text{ V})$

$$|I_{OHB}|/I_{OLB} = 3 \text{ mA (min) (V}_{CCB} = 1.65 \text{ V})$$

- (5) Ultra-small package: US8
- (6) Low power dissipation: By using the new circuit, the power consumption is reduced

significantly when \overline{OE} = "H".

Suitable for battery-driven applications such as PDAs and cellular phones.

- (7) Floating of A-bus is permitted (when $\overline{OE} = "H"$).
- (8) 3.6 V tolerance and power-down protection are provided to all inputs and outputs.


Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

Note 1: For devices with the ordering part number ending in (CT. Topr = -40 to 85 °C for the other devices.


Start of commercial production



4. Packaging



5. Pin Assignment



6. Truth Table


Input OE	Input A1,A2	Outputs B1,B2
L	L	L
L	Н	Н
Н	Х	Z

X: Don't care


Z: High impedance



7. IEC Logic Symbol



8. Block Diagram





9. Absolute Maximum Ratings (Note) (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V _{CCA}	(Note 1)	-0.5 to 4.6	V
	V _{CCB}		-0.5 to 4.6	
Input voltage (An, OE)	V _{IN}		-0.5 to 4.6	V
Output voltage (Bn)	V _{OUTB}	(Note 2)	-0.5 to 4.6	V
		(Note 3)	-0.5 to V _{CCB} + 0.5	
Input diode current	I _{IK}		-50	mA
Output diode current	I _{OK}	(Note 4)	±50	mA
Output current	I _{OUTB}		±25	mA
V _{CC} /ground current per supply pin	I _{CCA}		±25	mA
	I _{CCB}		±50	
Power dissipation	P _D		200	mW
Storage temperature	T _{stg}		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

- Note 1: Don't supply a voltage to V_{CCB} pin when V_{CCA} is in the OFF state.
- Note 2: Output in OFF state.
- Note 3: High (H) or Low (L) state. IOUT absolute maximum rating must be observed.
- Note 4: V_{OUT} < GND, V_{OUT} > V_{CC}

10. Operating Ranges (Note)

Characteristics	Symbol	Note	Test Condition	Rating	Unit
Supply voltage	V _{CCA}	(Note 1)	_	1.1 to 2.7	V
	V _{CCB}			1.65 to 3.6	
Input voltage (An, OE)	V _{IN}		_	0 to 3.6	V
Output voltage (Bn)	V _{OUTB}	(Note 2)	_	0 to 3.6	V
		(Note 3)		0 to V _{CCB}	
Output current (Bn)	I _{OUTB}		V _{CCB} = 3.0 to 3.6 V	±12	mA
			V _{CCB} = 2.3 to 2.7 V	±9	
			V _{CCB} = 1.65 to 1.95 V	±3	
Operating temperature	T _{opr}	(Note 4)	_	-40 to 125	°C
		(Note 5)		-40 to 85	
Input rise and fall times	dt/dv		V _{IN} = 0.8 to 2.0 V, V _{CCA} = 2.5 V, V _{CCB} = 3.0 V	0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either V_{CC} or GND.

Note 1: Don't use at V_{CCA} > V_{CCB}.

Note 2: Output in OFF state.

Note 3: High (H) or Low (L) state.

Note 4: For devices with the ordering part number ending in (CT.

Note 5: For devices except those with the ordering part number ending in (CT.



11. Electrical Characteristics

11.1. DC Characteristics

11.1.1 .1.1 V \leq V_{CCA} \leq 2.7 V, 1.65 V < V_{CCB} \leq 3.6 V (Unless otherwise specified, T_a = -40 to 85 °C)

Characteristics	Sym- bol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
High-level input voltage	V _{IHA}	V _{IN}		$1.1 \le V_{CCA} \le 1.4$	1.65 to 3.6	0.65× V _{CCA}	_	V
				$1.4 \le V_{CCA} \le 1.65$	1.65 to 3.6	0.65× V _{CCA}		
				$1.65 \le V_{CCA} \le 2.3$	2.3 to 3.6	0.65× V _{CCA}	_	
				$2.3 \leq V_{CCA} \leq 2.7$	2.7 to 3.6	1.6	_	
Low-level input voltage	V _{ILA}	V _{IN}		$1.1 \le V_{CCA} \le 1.4$	1.65 to 3.6	l	0.3× V _{CCA}	V
				$1.4 \le V_{CCA} \le 1.65$	1.65 to 3.6		0.3× V _{CCA}	
				$1.65 \le V_{CCA} \le 2.3$	2.3 to 3.6		0.35× V _{CCA}	
				$2.3 \leq V_{CCA} \leq 2.7$	2.7 to 3.6	_	0.7	
High-level output voltage	V _{OHB}	An = V _{IH}	I _{OHB} = -100 μA	1.1 to 2.7	1.65 to 3.6	V _{CCB} -0.2	_	V
			I _{OHB} = -3 mA	1.1 to 1.65	1.65	1.25	_	
			I _{OHB} = -9 mA	1.1 to 2.3	2.3	1.7	_	
			I _{OHB} = -12 mA	1.1 to 2.7	3.0	2.2	_	
Low-level output voltage	V_{OLB}	An = V _{IL}	I _{OLB} = 100 μA	1.1 to 2.7	1.65 to 3.6	_	0.2	V
			I _{OLB} = 3 mA	1.1 to 1.65	1.65	_	0.3	
			I _{OLB} = 9 mA	1.1 to 2.3	2.3	_	0.6	
			I _{OLB} = 12 mA	1.1 to 2.7	3.0	_	0.55	
3-state output OFF-state leakage current	I _{OZB}	An = V_{IHA} or V_{ILA} Bn = 0 to 3.6 V		1.1 to 2.7	1.65 to 3.6	l	±2.0	μА
Input leakage current	I _{IN}	V _{IN} = 0 to 3.6 V		1.1 to 2.7	1.65 to 3.6	_	±1.0	μΑ
Power-off leakage current	I _{OFF1}	V _{IN} , Bn = 0 to 3.6 V		0	0	ı	2.0	μА
	I _{OFF2}	OE = V _{CCA}		1.1 to 2.7	0	_	2.0	
	I _{OFF3}	An, Bn = 0 to 3.6 V		1.1 to 2.7	Open	_	2.0	
Quiescent supply current	I _{CCA}	$V_{IN} = V_{CCA}$ or GND		1.1 to 2.7	1.65 to 3.6	_	2.0	μΑ
	I _{CCB}	$V_{IN} = V_{CCA}$ or GND		1.1 to 2.7	1.65 to 3.6	_	2.0	
	I _{CCA}	$V_{CCA} \le V_{IN} \le 3.6 \text{ V}$		1.1 to 2.7	1.65 to 3.6	_	±2.0	
	I _{CCB}	$V_{IN} = V_{CCA}$ $V_{CCB} \le Bn \le 3.6 \text{ V}$		1.1 to 2.7	1.65 to 3.6	_	±2.0	



11.1.2. 1.1 V \leq V_{CCA} \leq 2.7 V, 1.65 V < V_{CCB} \leq 3.6 V (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Sym- bol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
High-level input voltage	V _{IHA}	V _{IN}		$1.1 \le V_{CCA} \le 1.4$	1.65 to 3.6	0.65× V _{CCA}	_	V
				$1.4 \le V_{CCA} \le 1.65$	1.65 to 3.6	0.65× V _{CCA}		
				$1.65 \leq V_{CCA} \leq 2.3$	2.3 to 3.6	0.65× V _{CCA}	_	
				$2.3 \leq V_{CCA} \leq 2.7$	2.7 to 3.6	1.6	_	
Low-level input voltage	V _{ILA}	V _{IN}		$1.1 \le V_{CCA} \le 1.4$	1.65 to 3.6	ı	0.3× V _{CCA}	V
				$1.4 \le V_{CCA} \le 1.65$	1.65 to 3.6	_	0.3× V _{CCA}	
				$1.65 \le V_{CCA} \le 2.3$	2.3 to 3.6	_	0.35× V _{CCA}	
				$2.3 \leq V_{CCA} \leq 2.7$	2.7 to 3.6	_	0.7	
High-level output voltage	V _{OHB}	An = V _{IH}	I _{OHB} = -100 μA	1.1 to 2.7	1.65 to 3.6	V _{CCB} -0.2		V
			$I_{OHB} = -3 \text{ mA}$	1.1 to 1.65	1.65	1.15	_	
			I_{OHB} = -9 mA	1.1 to 2.3	2.3	1.6	_	
			I _{OHB} = -12 mA	1.1 to 2.7	3.0	2.0	_	
Low-level output voltage	V_{OLB}	An = V _{IL}	I _{OLB} = 100 μA	1.1 to 2.7	1.65 to 3.6	_	0.2	V
			I _{OLB} = 3 mA	1.1 to 1.65	1.65	_	0.45	
			I _{OLB} = 9 mA	1.1 to 2.3	2.3	_	0.8	
			I _{OLB} = 12 mA	1.1 to 2.7	3.0	_	0.8	
3-state output OFF-state leakage current	I _{OZB}	An = V_{IHA} or V_{ILA} Bn = 0 to 3.6 V		1.1 to 2.7	1.65 to 3.6	_	±20.0	μΑ
Input leakage current	I _{IN}	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$		1.1 to 2.7	1.65 to 3.6		±10.0	μΑ
Power-off leakage current	I _{OFF1}	V _{IN} , Bn = 0 to 3.6 V		0	0	ı	20.0	μΑ
	I _{OFF2}			1.1 to 2.7	0		20.0	
	I _{OFF3}	An, Bn = 0 to 3.6 V		1.1 to 2.7	Open	_	20.0	
Quiescent supply current	I _{CCA}	$V_{IN} = V_{CCA}$ or GND		1.1 to 2.7	1.65 to 3.6		20.0	μΑ
	I _{CCB}	$V_{IN} = V_{CCA}$ or GND		1.1 to 2.7	1.65 to 3.6	_	20.0	
	I _{CCA}	$V_{CCA} \leq V_{IN} \leq 3.6 \ V$		1.1 to 2.7	1.65 to 3.6	_	±20.0	
	I _{CCB}	$V_{IN} = V_{CCA}$ $V_{CCB} \le Bn \le 3.6 \text{ V}$		1.1 to 2.7	1.65 to 3.6	_	±20.0	



11.2. AC Characteristics

11.2.1. $V_{CCA} = 2.5 \pm 0.2 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 2.0 \text{ ns}$)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	6.8	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	8.7	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	3.9	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	0.5	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.2. V_{CCA} = 2.5 ± 0.2 V, V_{CCB} = 3.3 ± 0.3 V (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	7.7	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	9.9	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	4.3	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.3. V_{CCA} = 1.8 \pm 0.15 V, V_{CCB} = 3.3 \pm 0.3 V (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An → Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	7.8	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	10.7	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	5.2	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	0.5	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.4. V_{CCA} = 1.8 \pm 0.15 V, V_{CCB} = 3.3 \pm 0.3 V (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	8.5	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	11.7	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	5.6	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$



11.2.5. $V_{CCA} = 1.5 \pm 0.1 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 2.0 \text{ ns}$)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	8.6	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	14.3	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	6.6	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.5	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.6. $V_{CCA} = 1.5 \pm 0.1 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 125 °C, Input: $t_r = t_f = 2.0 \text{ ns}$)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	9.2	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	14.7	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	6.8	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	2.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.7. V_{CCA} = 1.2 ± 0.1 V, V_{CCB} = 3.3 ± 0.3 V (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	22	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	52	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	18	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.5	ns

Note 1: Parameter guaranteed by design. ($t_{osLH} = |t_{PLH}m - t_{PLH}n|$, $t_{osHL} = |t_{PHL}m - t_{PHL}n|$)

11.2.8. V_{CCA} = 1.2 ± 0.1 V, V_{CCB} = 3.3 ± 0.3 V (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	22	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	52	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	18	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	2.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m - t_{PLH}n|, t_{osHL} = |t_{PHL}m - t_{PHL}n|)$



11.2.9. $V_{CCA} = 1.8 \pm 0.15 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 2.0 \text{ ns}$)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	9.5	ns
3-state output enable time $(\overline{OE} \to Bn)$	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	12.6	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	5.1	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	0.5	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.10. V_{CCA} = 1.8 \pm 0.15 V, V_{CCB} = 2.5 \pm 0.2 V (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	10.4	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	14.0	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	5.6	
Output skew	t_{osLH}/t_{osHL}	(Note 1)		_	1.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.11. $V_{CCA} = 1.5 \pm 0.1 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 2.0 \text{ ns}$)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	10.5	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	15.4	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	6.4	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.5	ns

Note 1: Parameter guaranteed by design. ($t_{osLH} = |t_{PLH}m - t_{PLH}n|$, $t_{osHL} = |t_{PHL}m - t_{PHL}n|$)

11.2.12. V_{CCA} = 1.5 \pm 0.1 V, V_{CCB} = 2.5 \pm 0.2 V (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An → Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	11.2	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	16.3	
3-state output disable time ($\overline{\text{OE}} \rightarrow \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	6.6	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	2.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m - t_{PLH}n|, t_{osHL} = |t_{PHL}m - t_{PHL}n|)$



11.2.13. $V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_r = t_f = 2.0$ ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	23	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	54	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	17	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	1.5	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.14. V_{CCA} = 1.2 ± 0.1 V, V_{CCB} = 2.5 ± 0.2 V (Unless otherwise specified, $T_a = -40$ to 125 °C, Input: $t_r = t_f = 2.0$ ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	23	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	54	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	17	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	2.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$

11.2.15. $V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 1.8 \pm 0.15 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_f = t_f = 2.0$ ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	30	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	55	
3-state output disable time $(\overline{OE} \to Bn)$	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	17	
Output skew	t _{osLH} /t _{osHL}	(Note 1)			1.5	ns

Note 1: Parameter guaranteed by design. ($t_{osLH} = |t_{PLH}m - t_{PLH}n|$, $t_{osHL} = |t_{PHL}m - t_{PHL}n|$)

11.2.16. $V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 1.8 \pm 0.15 \text{ V}$ (Unless otherwise specified, $T_a = -40$ to 125 °C, Input: $t_r = t_f = 2.0$ ns)

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time (An \rightarrow Bn)	t _{PLH} /t _{PHL}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	30	ns
3-state output enable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PZL} /t _{PZH}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	55	
3-state output disable time ($\overline{\text{OE}} \to \text{Bn}$)	t _{PLZ} /t _{PHZ}		See Fig. 12.1, 13.1 Table 12.1.1, 12.1.2, 13.1.1	1.0	17	
Output skew	t _{osLH} /t _{osHL}	(Note 1)		_	2.0	ns

Note 1: Parameter guaranteed by design. $(t_{osLH} = |t_{PLH}m-t_{PLH}n|, t_{osHL} = |t_{PHL}m-t_{PHL}n|)$



11.3. Capacitive Characteristics (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note		V _{CCA} (V)	V _{CCB} (V)	Тур.	Unit
Input capacitance	C _{IN}		An, OE	2.5	3.3	7	pF
Output capacitance	C _{OUT}		Bn	2.5	3.3	8	pF
Power dissipation	C _{PDA}	(Note 1)	OE = "L"	2.5	3.3	3	pF
capacitance			OE = "H"	2.5	3.3	0	
	C _{PDB}	(Note 1)	OE = "L"	2.5	3.3	13	
			OE = "H"	2.5	3.3	0	

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{|N} + I_{CC}/2 \text{ (per bit)}$



12. AC Test Circuit




Fig. 12.1 AC Test Circuit

Table 12.1.1 Parameter for AC Test Circuit

Parameter	Switch	
t _{PLH} , t _{PHL}	Open	
t_{PLZ} , t_{PZL}	6.0 V	@ V_{CCB} = 3.3 \pm 0.3 V
	V _{CCB} × 2	$@V_{CCB} = 2.5 \pm 0.2 \text{ V}$
		$@V_{CCB} = 1.8 \pm 0.15 \text{ V}$
t _{PHZ} , t _{PZH}	GND	

Table 12.1.2 Parameter for AC Test Circuit

Symbol	V_{CCB} = 3.3 \pm 0.3 V V_{CCB} = 2.5 \pm 0.2 V	V _{CCB} = 1.8 ± 0.15 V
R_L	500 Ω	1 kΩ
C _L	30 pF	30 pF



13. AC Waveform




Fig. 13.1 t_{PLH}, t_{PHL}




Fig. 13.2 t_{PLZ}, t_{PHZ}, t_{PZL}, t_{PZH}


Table 13.1.1 AC Waveform Symbols

Symbol	V_{CC} = 3.3 \pm 0.3 V	V_{CC} = 2.5 ± 0.2 V V_{CC} = 1.8 ± 0.15 V	V_{CC} = 1.5 ± 0.1 V V_{CC} = 1.2 ± 0.1 V
V_{IH}		V _{CCA}	V _{CCA}
V_{IM}		V _{CCA} /2	V _{CCA} /2
V_{OM}	V _{OH} /2	V _{OH} /2	_
V _X	V _{OL} + 0.3 V	V _{OL} + 0.15 V	_
V_{Y}	V _{OH} - 0.3 V	V _{OH} - 0.15 V	_



Package Dimensions

Unit: mm



Weight: 0.01 g (typ.)

	Package Name(s)
JEDEC: SOT-765	
Nickname: US8	



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- · TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's
 written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
 TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").
 - Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant.
 - IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.

For details, please contact your TOSHIBA sales representative or contact us via our website.

- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS,
 INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS
 OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE,
 USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR
 A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below:

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NLU1GT126CMUTCG PI74FCT3244L MC74HCT365ADTR2G Le87401NQC

Le87402MQC 028192B 042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7

CD4502BE 5962-8982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G 74HCT126T14-13 NL17SH125P5T5G

NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG

74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG

NLX2G06AMUTCG NLU2G17AMUTCG LE87100NQC LE87290YQC LE87290YQCT LE87511NQC LE87511NQCT LE87557NQC

LE87557NQCT LE87614MQC LE87614MQCT NLU2G16CMUTCG MC74LCX244MN2TWG NLV74VHC125DTR2G

NL17SG126DFT2G