



650V SuperGaN® GaN FET in PQFN (source tab)

Description

The TP65H480G4JSG 650V, 480m Ω Gallium Nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature


- ANOOO3: Printed Circuit Board Layout and Probing
- ANOOO7: Recommendations for Vapor Phase Reflow
- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOO12: PQFN Tape and Reel Information


Product Series and Ordering Information


Part Number	Package	Package Configuration
TP65H480G4JSG-TR*	5x6 PQFN	Source

^{* &}quot;-TR" suffix refers to tape and reel. Refer to ANO012 for details.

TP65H480G4JSG PQFN (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Achieves increased efficiency in both hard- and softswitched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting







Key Specifications			
V _{DS} (V)	650		
V _{DSS(TR)} (V)	800		
$R_{DS(on)}(m\Omega)$ max*	560		
Q _{RR} (nC) typ	14		
Q _G (nC) typ	9		


^{*} Dynamic R_{DS(on)}; see Figures 18 and 19

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit		
V _{DSS}	Drain to source voltage (T _J = -	55°C to 150°C)	650			
V _{DSS (TR)}	Transient drain to source voltage ^a		800	V		
V _{GSS}	Gate to source voltage		±18			
P _D	Maximum power dissipation @	Maximum power dissipation @T _C =25°C		W		
I_	Continuous drain current @T _C =25°C b		Continuous drain current @T _C =25°C b		3.6	А
I _D	Continuous drain current @T _C =100°C b		2.3	А		
I _{DM}	Pulsed drain current (pulse wi	Pulsed drain current (pulse width: 10µs)		А		
T _C	Operating temperature	Case	-55 to +150	°C		
TJ	Operating temperature	Junction	-55 to +150	°C		
Ts	Storage temperature		-55 to +150	°C		
T _{SOLD}	Reflow soldering temperature °		260	°C		

Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <30μs.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3




Thermal Resistance


Symbol	Parameter	Maximum	Unit
R _{OJC}	Junction-to-case	9.5	°C/W
R _{OJA}	Junction-to-ambient ^d	50	°C/W

Notes:

d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

Circuit Implementation





Simplified Half-bridge Schematic

Simplified Single Ended Schematic

Recommended gate drive: (0V, 8V) with $R_{G(tot)}$ = 30 Ω^a

Recommended gate drive: (OV, 12V) with R_{G(ON)} = 100 to 300 Ω R_{G(OFF)} = 0 to 15 Ω

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) b
240Ω @ 100MHz	4.7-10nF + 5Ω

Notes:

a. For bridge topologies only. R_{G} could be much smaller in single ended topologies.

b. RC_{DCL} should be placed as close as possible to the drain pin.

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{\text{DSS(BL)}}$	Maximum drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{GS(th)}$	Gate threshold voltage	1.6	2.2	2.8	V		
$\Delta V_{\text{GS(th)}}\!/T_{\text{J}}$	Gate threshold voltage temperature coefficient	_	-5.8	_	mV/°C	$V_{DS}=V_{GS}$, $I_{D}=0.5$ mA	
D	Drain-source on-resistance a	_	480	560	mΩ	V _{GS} =8V, I _D =3.4A	
R _{DS(on)eff}	Diam-source off-resistance	_	1000	_	11152	V _{GS} =8V, I _D =3.4A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current	_	1	10	μΑ	V _{DS} =650V, V _{GS} =0V	
IDSS	Diani-to-source leakage current	_	5	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	_	_	100	0	V _{GS} =18V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	- nA	V _{GS} =-18V	
C _{ISS}	Input capacitance	_	760	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	9	_	pF		
C _{RSS}	Reverse transfer capacitance	_	1.5	_			
C _{O(er)}	Output capacitance, energy related b	_	13	_	, n.F	V _{GS} =0V, V _{DS} =0V to 400V	
$C_{O(tr)}$	Output capacitance, time related c	_	29	_	pF		
Q _G	Total gate charge	_	9	_			
Q _{GS}	Gate-source charge	_	2.1	_	nC	V_{DS} =400V, V_{GS} =0V to 8V, I_{D} =3.4A	
Q _{GD}	Gate-drain charge	_	2.1	_			
Qoss	Output charge	_	13.5	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	16.6	_		V_{DS} =400V, V_{GS} =0V to 8V, I_D =3.4A, RG=30 Ω , ZFB=240 Ω at 100MHz (See Figure 14)	
t _R	Rise time	_	3.5	_			
t _{D(off)}	Turn-off delay	_	53.2	_	ns		
t _F	Fall time	_	7.6	_			

Notes:

Dynamic R_{DS(on)} value; see Figures 18 and 19 for conditions

b.

Equivalent capacitance to give same stored energy from 0V to 400V Equivalent capacitance to give same charging time from 0V to 400V


Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Device Characteristics						
Is	Reverse current	_	_	2.3	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle
V _{SD} Reverse voltage ^a	Deverage welltage o	_	1.3	_	V	V _{GS} =0V, I _S =1.15A
	_	1.8 — V	\ \ \	V _{GS} =0V, I _S =2.3A		
t _{RR}	Reverse recovery time	_	14.5	_	ns	I _S =3.4A, V _{DD} =400V,
Q _{RR}	Reverse recovery charge	_	14	_	nC di/dt=1000A/us	

Notes:

a. Includes dynamic $R_{DS(on)}$ effect

Typical Characteristics (T_C=25 °C unless otherwise stated)




12 10 3.25V 3.25V 3.25V 2.5V 2.5V 2.5V 2.5V 2.5V


Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}









Figure 4. Normalized On-resistance $I_D{=}16A,\,V_{GS}{=}10V$

Typical Characteristics (T_C=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy








Figure 8. Typical Gate Charge I_{DS} =3.4A, V_{DS} =400V

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$




Figure 11. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter; \ T_J$




Figure 12. Transient Thermal Resistance

Typical Characteristics (T_C =25 $^{\circ}$ C unless otherwise stated)




Figure 13. Safe Operating Area T_C=25°C

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic RDS(on)eff Test Circuit




Figure 15. Switching Time Waveform




Figure 17. Diode Recovery Waveform




Figure 19. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations



Revision History

Version	Date	Change(s)	
0	1/15/2020	Preliminary Datasheet	
0.1	1/31/2020	Preliminary Datasheet updated Qg and added ANO007	
1	10/30/2020	Released Datasheet	
2	1/6/2021	Updated V _{DSS (TR)} (V)	
3	2/17/2021	Page 3: Added Single Ended simplified circuit	
3.1	3/2/2021	Added Safe Transient Region on Page2	

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Transphorm manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF