# transphorm

# TPH3205WSBQA

Not recommended for new designs—see TP65H050WSQA

# AEC-Q101 Qualified 650V GaN FET in TO-247 (source tab)

### Description

The TPH3205WSBQA 650V,  $49m\Omega$  Gallium Nitride (GaN) FET is a normally-off automotive (AEC-Q101) qualified device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

### **Related Literature**

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

### **Ordering Information**

Part Number	Package	Package Configuration
TPH3205WSBQA	3 lead T0-247	Source



#### Features

- JEDEC and AEC-Q101 qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

### Applications

- Automotive
- Datacom
- Broad industrial
- PV inverter
- Servo motor

### **Key Specifications**

V <sub>DSS</sub> (V)	650		
V <sub>(TR)DSS</sub> (V)	800		
$R_{DS(on)eff}(m\Omega)$ max*	62		
Q <sub>RR</sub> (nC) typ	136		
Q <sub>G</sub> (nC) typ	28		
+ D			

\* Dynamic on-resistance; see Figures 19 and 20

**Common Topology Power Recommendations** 

CCM bridgeless totem-pole*	2983W max		
Hard-switched inverter**	3581W max		

Conditions:  $F_{SW}$ =45kHz; TJ=115°C; T<sub>HEATSINK</sub>=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

\* VIN=230VAC; VOUT=390VDC

\*\* VIN=380VDC; VOUT=240VAC

## Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -	55°C to 150°C)	650	
V <sub>(TR)DSS</sub>	Transient drain to source volta	age <sup>a</sup>	800	V
V <sub>GSS</sub>	Gate to source voltage		±18	
PD	Maximum power dissipation @	₽Tc=25°C	125	W
	Continuous drain current @Tc=		35	А
ID	Continuous drain current @Tc=100°C b		22	А
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		150	А
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive °		1500	A/µs
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient	Reverse diode di/dt, transient d		A/µs
Tc	Operating temperature	Case	-55 to +150	°C
ΤJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature	Storage temperature		°C
T <sub>SOLD</sub>	Soldering peak temperature <sup>e</sup>		260	°C

Notes:

a.

In off-state, spike duty cycle D<0.01, spike duration <1µs For increased stability at high current operation, see Circuit Implementation on page 3 b.

Continuous switching operation c.


≤300 pulses per second for a total duration ≤20 minutes d.

e. For 10 sec., 1.6mm from the case

### **Thermal Resistance**

Symbol	Parameter	Typical	Unit
R <sub>0JC</sub>	Junction-to-case	1	°C/W
R <sub>OJA</sub>	Junction-to-ambient	40	°C/W

### **Circuit Implementation**



Simplified Half-bridge Schematic

**Efficiency vs Output Power** 

Recommended gate drive: (0V, 8-10V) with  $R_{G(tot)} = 15\Omega$ , where  $R_{G(tot)} = R_{G} + R_{DRIVER}$ 

Required DC Link RC Snubber (RC <sub>DCL</sub> ) <sup>a</sup>	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) $^{b, c}$
[10nF + 8Ω] x 2	100pF + 10Ω

Notes:

a.  $\ensuremath{\mathsf{RC}_{\mathsf{DCL}}}$  should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c.  $I_{RDM}$  values can be increased by increasing  $R_{G}$  and  $C_{SN}$ 

# TPH3205WSBQA

### Electrical Parameters (T\_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V <sub>(BL)DSS</sub>	Drain-source voltage	650	-	_	V	V <sub>GS</sub> =0V	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	1.6	2.1	2.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA	
D		-	49	62		V <sub>GS</sub> =8V, I <sub>D</sub> =22A	
$R_{\text{DS(on)eff}}$	Drain-source on-resistance <sup>a</sup>	_	105	_	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C	
1	Drain to course lookers ourrent	-	4	40		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
I <sub>DSS</sub>	Drain-to-source leakage current	_	50	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	-	_	100		V <sub>GS</sub> =18V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	-	-	-100	nA	V <sub>GS</sub> =-18V	
CISS	Input capacitance	-	2200	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	-	135	_	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	-	23	_			
$C_{O(er)}$	Output capacitance, energy related b	-	190	_	рF	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related °	-	300	_	pi		
$Q_{\text{G}}$	Total gate charge	-	28	42		$V_{DS}$ =400V, $V_{GS}$ =0V to 8V, $I_{D}$ =22A	
Q <sub>GS</sub>	Gate-source charge	-	10	_	nC		
$\mathbf{Q}_{GD}$	Gate-drain charge	-	6	_			
Qoss	Output charge	_	107.4	_	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	-	36	_		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 8V,	
t <sub>R</sub>	Rise time	-	7.6	_	ns		
$t_{\text{D(off)}}$	Turn-off delay	-	40	_		I <sub>D</sub> =22A, R <sub>G</sub> =10Ω	
t <sub>F</sub>	Fall time	_	8.6	_	]		

Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{\text{DS}}$  rises from 0V to 400V

c. Equivalent capacitance to give same charging time as  $V_{\text{DS}}$  rises from OV to 400V

# TPH3205WSBQA

### Electrical Parameters (T\_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	ice Characteristics			•		
ls	Reverse current	_	-	22	A	$V_{GS}$ =0V, T <sub>C</sub> =100°C, ≤25% duty cycle
M		_	2.0	2.4		V <sub>GS</sub> =0V, I <sub>S</sub> =22A
$V_{SD}$	Reverse voltage <sup>a</sup>	_	1.5	1.7	V	V <sub>GS</sub> =0V, I <sub>S</sub> =11A
t <sub>RR</sub>	Reverse recovery time	_	40	-	ns	I <sub>S</sub> =22A, V <sub>DD</sub> =400V,
Q <sub>RR</sub>	Reverse recovery charge	_	136	-	nC	di/dt=1000A/µs
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive b	_	-	1500	A/µs	
IRDMC1	Reverse diode switching current, repeti- tive (dc) <sup>c, e</sup>	_	-	23	A	Circuit implementation and parameters on page 3
I <sub>RDMC2</sub>	Reverse diode switching current, repeti- tive (ac) <sup>c, e</sup>	_	_	27	A	Circuit implementation and parameters on page 3
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient d	_	-	2900	A/µs	
I <sub>RDMT</sub>	Reverse diode switching current, transient d,e	_	-	35	A	Circuit implementation and parameters on page 3

Notes:


a. Includes dynamic  $R_{DS(on)}$  effect


b. Continuous switching operation

c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency


d.  $\leq$  300 pulses per second for a total duration  $\leq$  20 minutes


e.  $I_{\text{RDM}}$  values can be increased by increasing  $R_{G}$  and  $C_{\text{SN}}$  on page 3




















# Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 5. Typical Capacitance

 $V_{GS}$ =0V, f=1MHz






Figure 6. Typical Coss Stored Energy









Figure 8. Typical Gate Charge I<sub>DS</sub>=22A, V<sub>DS</sub>=400V



Typical Characteristics (Tc=25 °C unless otherwise stated)






Figure 10. Current Derating Pulse width ≤ 10µs








Figure 12. Safe Operating Area Tc=80°C (calculated based on thermal limit)

# Typical Characteristics (Tc=25 °C unless otherwise stated)





Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

### **Test Circuits and Waveforms**



**Figure 15. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 16. Switching Time Waveform





Figure 18. Diode Recovery Waveform








Figure 19. Dynamic RDS(on)eff Test Circuit

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


### **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

### Mechanical

### 3 Lead TO-247 Package



# TPH3205WSBQA

# **Revision History**

Version	Date	Change(s)	
0	3/1/2017	QA version denotes AEC-Q101 qualification	
1	11/1/2017	<b>Updated</b> effective on-resistance symbol to R <sub>DS(on)eff</sub> to adhere to new JEDEC standards; <b>Added</b> common topology max power recommendations (pg 1), switching current values (pg 2), Circuit Implementation (pg 3), Q <sub>oss</sub> value (pg 4), Figures 7 & 8 (pg 6)	
2	10/31/2019	marked NRND—see TP65H050WSQA	

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Transphorm manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF