transphorm

TPH3212PS Discontinued

650V GaN FET in TO-220 (source tab)

Description

The TPH3212PS 650V, $72m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies— offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

Ordering Information

| Part Number | Package | Package Configuration |
|-------------|---------------|--------------------------|
| TPH3212PS | 3 lead T0-220 | Source |



Cascode Schematic Symbol

Cascode Device Structure

DS

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications

| V _{DSS} (V) | 650 |
|-------------------------------|-----|
| V _{(TR)DSS} (V) | 800 |
| $R_{DS(on)eff}(m\Omega)$ max* | 85 |
| Q _{RR} (nC) typ | 90 |
| Q _G (nC) typ | 14 |
| | |

 \ast Dynamic on-resistance; see Figures 19 and 20

| Common Topology Power Recommendations | | | | |
|---------------------------------------|-----------|--|--|--|
| CCM bridgeless totem-pole* | 2104W max | | | |
| Hard-switched inverter** | 2486W max | | | |

Conditions: F_{SW} =45kHz; TJ=115°C; T_{HEATSINK}=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

* VIN=230VAC; VOUT=390VDC

** VIN=380VDC; VOUT=240VAC

Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)

| Symbol | Parameter | | Limit Value | Unit |
|-------------------------|--|-----------------------------------|-------------|------|
| V _{DSS} | Drain to source voltage (T _J = -5 | 55°C to 150°C) | 650 | |
| V _{(TR)DSS} | Transient drain to source volta | ige ^a | 800 | V |
| V _{GSS} | Gate to source voltage | | ±18 | |
| P _D | Maximum power dissipation @ | PTc=25°C | 104 | W |
| | Continuous drain current @Tc=25°C b | | 27 | A |
| ID | Continuous drain current @Tc=100°C b | | 17 | A |
| I _{DM} | Pulsed drain current (pulse width: 10µs) | | 120 | А |
| (di/dt) _{RDMC} | Reverse diode di/dt, repetitive | Reverse diode di/dt, repetitive ° | | A/µs |
| (di/dt)rdmt | Reverse diode di/dt, transient | Reverse diode di/dt, transient d | | A/µs |
| Tc | Operating temperature | Case | -55 to +150 | °C |
| ΤJ | Operating temperature | Junction | -55 to +150 | °C |
| Ts | Storage temperature | Storage temperature | | °C |
| T _{SOLD} | Soldering peak temperature ^e | | 260 | °C |

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <1 μ s

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Continuous switching operation


d. \leq 300 pulses per second for a total duration \leq 20 minutes

e. For 10 sec., 1.6mm from the case

Thermal Resistance

| Symbol | Parameter | Typical | Unit |
|------------------|---------------------|---------|------|
| Rejc | Junction-to-case | 1.2 | °C/W |
| R _{0JA} | Junction-to-ambient | 62 | °C/W |

Circuit Implementation



Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 8-10V) with $R_{G(tot)}$ = 15-20 Ω , where $R_{G(tot)}$ = R_{G} + R_{DRIVER}

| Gate Ferrite Bead (FB1) | Required DC Link RC Snubber (RC_{DCL}) ^a | Recommended Switching Node RC Snubber (RC _{SN}) ^{b, c} |
|-------------------------|---|--|
| MMZ1608S181ATA00 | 10nF + 8Ω | 33pF + 15Ω |

Notes:

a. RC_{DCL} should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c. I_{RDM} values can be increased by increasing R_G and C_{SN}

TPH3212PS (Discontinued)

Electrical Parameter (TJ=25°C unless otherwise stated)

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions |
|--------------------------------|---|-----|------|------|------|---|
| Forward Device Characteristics | | | | | | |
| V _{(BL)DSS} | Drain-source voltage | 650 | _ | _ | V | V _{GS} =0V |
| $V_{\text{GS}(\text{th})}$ | Gate threshold voltage | 1.6 | 2.1 | 2.6 | V | V _{DS} =V _{GS} , I _D =0.7mA |
| D | Drain course on registence a | _ | 72 | 85 | | V _{GS} =8V, I _D =17A |
| $R_{\text{DS(on)eff}}$ | Drain-source on-resistance ^a | _ | 148 | _ | mΩ | V _{GS} =8V, I _D =17A, T _J =150°C |
| | Drain to course lookage ourrent | - | 3 | 30 | | V _{DS} =650V, V _{GS} =0V |
| I _{DSS} | Drain-to-source leakage current | _ | 12 | _ | μA | V _{DS} =650V, V _{GS} =0V, T _J =150°C |
| 1 | Gate-to-source forward leakage current | _ | _ | 100 | | V _{GS} =18V |
| I _{GSS} | Gate-to-source reverse leakage current | - | _ | -100 | nA | V _{GS} =-18V |
| CISS | Input capacitance | - | 1130 | _ | | V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz |
| Coss | Output capacitance | - | 102 | _ | pF | |
| C _{RSS} | Reverse transfer capacitance | - | 13 | _ | | |
| $C_{O(er)}$ | Output capacitance, energy related b | - | 142 | _ | рF | V_{GS} =0V, V_{DS} =0V to 400V |
| C _{O(tr)} | Output capacitance, time related ° | - | 225 | _ | рг | |
| Q_{G} | Total gate charge | - | 14.6 | _ | | V_{DS} =400V, V_{GS} =0V to 8V, I_{D} =17A |
| Q _{GS} | Gate-source charge | - | 3.1 | _ | nC | |
| \mathbf{Q}_{GD} | Gate-drain charge | - | 3.4 | _ | | |
| Qoss | Output charge | - | 85.7 | _ | nC | V_{GS} =0V, V_{DS} =0V to 400V |
| t _{D(on)} | Turn-on delay | - | 24 | _ | | V _{DS} =400V, V _{GS} =0V to 10V, |
| t _R | Rise time | - | 7.5 | _ | ns | |
| $t_{\text{D(off)}}$ | Turn-off delay | _ | 55.5 | _ | | I_D =18A, R_G =10 Ω |
| t _F | Fall time | _ | 5 | _ | | |

Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

TPH3212PS (Discontinued)

Electrical Parameters (T_=25°C unless otherwise stated)

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions |
|-------------------------|---|-----|-----|------|------|---|
| Reverse Dev | ice Characteristics | | • | | | |
| Is | Reverse current | _ | _ | 16.5 | A | V_{GS} =0V, T _C =100°C, ≤25% duty cycle |
| V | | _ | 2.0 | - | V | V _{GS} =0V, I _S =17A |
| V_{SD} | Reverse voltage ^a | _ | 1.5 | _ | | V _{GS} =0V, I _S =8.5A |
| t _{RR} | Reverse recovery time | _ | 35 | - | ns | I _S =18A, V _{DD} =400V, |
| Q_{RR} | Reverse recovery charge | _ | 90 | _ | nC | di/dt=1000A/ms |
| (di/dt) _{RDMC} | Reverse diode di/dt, repetitive b | _ | _ | 1400 | A/µs | |
| | Reverse diode switching current, repeti- tive (dc) ^{c, e} | _ | _ | 19 | A | Circuit implementation and parameters on page 3 |
| I _{RDMC2} | Reverse diode switching current, repeti- tive (ac) ^{c, e} | _ | _ | 24 | A | Circuit implementation and parameters on page 3 |
| (di/dt) _{RDMT} | Reverse diode di/dt, transient d | _ | _ | 2800 | A/µs | |
| I _{RDMT} | Reverse diode switching current, transient d,e | _ | _ | 30 | A | Circuit implementation and parameters on page 3 |

Notes:

a. Includes dynamic $R_{DS(on)}$ effect

b. Continuous switching operation

c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency

d. \leq 300 pulses per second for a total duration \leq 20 minutes

e. I_{RDM} values can be increased by increasing R_G and C_{SN} on page 3








Figure 1. Typical Output Characteristics TJ=25°C Parameter: V_{GS}

















Figure 8. Typical Gate Charge I_{DS}=17A, V_{DS}=400V

Figure 7. Typical Qoss




Figure 9. Forward Characteristics of Rev. Diode $I_{S}{=}f(V_{SD}), \ Parameter \ T_{J}$






Figure 10. Current Derating Pulse width $\leq 10 \mu s$








Figure 12. Safe Operating Area T_c=80 °C (calculated based on thermal limit)




Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 16. Switching Time Waveform





Figure 18. Diode Recovery Waveform








Figure 19. Dynamic RDS(on)eff Test Circuit

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

| DO | DO NOT |
|---|--|
| Minimize circuit inductance by keeping traces short, both in the drive and power loop | Twist the pins of TO-220 or TO-247 to accommodate GDS board layout |
| Minimize lead length of TO-220 and TO-247 package when mounting to the PCB | Use long traces in drive circuit, long lead length of the devices |
| Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points | Use differential mode probe or probe ground clip with long wire |
| See AN0003: Printed Circuit Board Layout and Probing | |


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-220 (PS) Package



Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source

TPH3212PS (Discontinued)

Revision History

| Version | Date | Change(s) |
|---------|------------|--|
| 10 | 11/14/2016 | Added app note AN0009 |
| 11 | 12/12/2016 | Updated dynamic measurement verbiage |
| 12 | 2/15/2017 | Updated package drawing; Added app note AN0010 |
| 13 | 11/1/2017 | Updated Figures 11 & 12 (pg 7), effective on-resistance symbol to $R_{DS(on)eff}$ to adhere to new JEDEC standards; Added common topology max power recommendations (pg 1), switching current values (pg 2), Circuit Implementation (pg 3), Q _{oss} value (pg 4), Figures 7 & 8 (pg 6) |
| 14 | 3/7/2021 | Product discontinued |

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Transphorm manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF