








750V-18m Ω SiC FET

Rev. A, October 2020

DATASHEET

UJ4C075018K4S



Part Number	Package	Marking			
UJ4C075018K4S	TO-247-4L	UJ4C075018K4S			



Description

The UJ4C075018K4S is a 750V, $18m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 18mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 102nC
- Low body diode V_{FSD}: 1.14V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- TO-247-4L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		750	V
Gate-source voltage	V _{GS}	DC	-20 to +20	V
Continuous ducin comment ¹		T _C = 25°C	81	А
Continuous drain current ¹	ID	T _C = 100°C	60	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	205	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3.6A	97.2	mJ
Power dissipation	P _{tot}	T _C = 25°C	385	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{\mbox{\tiny J,max}}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Linite
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ heta}JC}$			0.3	0.39	°C/W









Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		L los the		
	Symbol		Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	750			V
Total drain leakage current		V _{DS} =750V, V _{GS} =0V, T _J =25°C		1.3	125	٨
	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		20		μA
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		4.7	±20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A, T _J =25°C		18	23	
		V _{GS} =12V, I _D =20A, T _J =125°C		31		mΩ
		V _{GS} =12V, I _D =20A, T _J =175°C		41		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		L los the		
			Min	Тур	Max	- Units
Diode continuous forward current ¹	I _S	T _C =25°C			81	Α
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			205	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C		1.14	1.46	v
	▼ FSD	V _{GS} =0V, I _F =20A, T _J =175°C		1.35		
Reverse recovery charge	Q _{rr}	V _{DS} =400V, I _S =50A, V _{GS} =-0V, R _{G_EXT} =50Ω		102		nC
Reverse recovery time	t _{rr}	di/dt=1300A/μs, Τ _J =25°C		25		ns
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I _S =50A, V _{GS} =-0V, R _{G_EXT} =50 Ω		109		nC
Reverse recovery time	t _{rr}	di/dt=1300A/µs, T_J=150°C		27		ns







Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Linita
			Min	Тур	Max	- Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		1422		
Output capacitance	C _{oss}	$v_{DS} = 100 v, v_{GS} = 0 v$ = f=100kHz		217		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		2		
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		150		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		280		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		12		μJ
Total gate charge	Q _G	V _{DS} =400V, I _D =50A,		37.8		nC
Gate-drain charge	Q _{GD}	$V_{DS} = 0V \text{ to } 15V$		8		
Gate-source charge	Q _{GS}	•63 ••••••		11.8		
Turn-on delay time	t _{d(on)}	Note 4,		13		
Rise time	t _r	V _{DS} =400V, I _D =50A,		35		nc
Turn-off delay time	$t_{d(off)}$	Gate Driver = 0V to +15V, Turn-on $R_{G,EXT}=1\Omega$,		146		– ns
Fall time	t _f	Turn-off $R_{G,EXT}$ =50 Ω		17		
Turn-on energy	E _{ON}	Inductive Load, FWD: same device with		407		
Turn-off energy	E _{OFF}	$V_{GS} = 0V, R_G = 50\Omega,$		255		μ.
Total switching energy	E _{TOTAL}	TJ=25°C		662		
Turn-on delay time	t _{d(on)}	Note 4,		13		
Rise time	t _r	V _{DS} =400V, I _D =50A,		39]
Turn-off delay time	t _{d(off)}	$ \begin{array}{c} \text{Gate Driver} = 0 \text{V to} + 15 \text{V}, \\ \text{Turn-on } \text{R}_{\text{G,EXT}} = 1 \Omega, \\ \text{Turn-off } \text{R}_{\text{G,EXT}} = 50 \Omega \\ \text{Inductive Load,} \\ \text{FWD: same device with} \\ \text{V}_{\text{GS}} = 0 \text{V}, \text{R}_{\text{G}} = 50 \Omega, \\ \text{T}_{\text{J}} = 150 ^{\circ} \text{C} \end{array} $		151		ns
Fall time	t _f			21		
Turn-on energy	E _{ON}			453		
Turn-off energy	E _{OFF}			304		μJ
Total switching energy	E _{TOTAL}			757]

4. Measured with the half-bridge mode switching test circuit in Figure 28.







Learn More

Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Joantyc		Min	Тур	Max	Units
Turn-on delay time	t _{d(on)}	Note 5, V _{DS} =400V, I _D =50A, Gate Driver =0V to +15V,		13		
Rise time	t _r			39		
Turn-off delay time	t _{d(off)}			30		ns
Fall time	t _f	$R_{G,EXT} = 1\Omega$, inductive Load,		9		-
Turn-on energy including R _S energy	E _{ON}	FWD: same device with V_{GS}		418		
Turn-off energy including R _S energy	E _{OFF}	= 0V and $R_G = 1\Omega$, RC snubber: $R_{S1}=10\Omega$ and		55		
Total switching energy	E _{TOTAL}	$C_{s1}=300 \text{ pF},$		473		μJ
Snubber R _s energy during turn-on	E _{RS_ON}	T_=25°C		3.5		
Snubber R _s energy during turn-off	E _{RS_OFF}			6		
Turn-on delay time	t _{d(on)}			13		
Rise time	t _r	Note 5,		44		
Turn-off delay time	t _{d(off)}	V_{DS} =400V, I_D =50A, Gate		35		- ns
Fall time	t _f	- Driver =0V to +15V, $R_{G,EXT}$ =1 Ω , inductive Load,		9		
Turn-on energy including R _s energy	E _{ON}	FWD: same device with V_{GS}		467		1
Turn-off energy including R _s energy	E _{OFF}	= 0V and $R_G = 1\Omega$, RC snubber: $R_{S1}=10\Omega$ and		58		
Total switching energy	E _{TOTAL}	$C_{s1}=300 \text{ pF},$		525		μJ
Snubber R _s energy during turn-on	E _{RS_ON}	Tj=150°C		3.5		
Snubber R _s energy during turn-off	E _{RS_OFF}			6		-
Turn-on delay time	t _{d(on)}	Note 6,		13		
Rise time	t _r	V_{DS} =400V, I_D =50A, Gate		34		-
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		146		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		18		
Turn-on energy	E _{ON}	- Turn-off R _{G,EXT} =50Ω $-$ Inductive Load,		360		
Turn-off energy	E _{OFF}	FWD: UJ3D06530TS		268		μJ
Total switching energy	E _{TOTAL}	T_=25°C		628		
Turn-on delay time	t _{d(on)}	Note 6,		13		
Rise time	t _r	V _{DS} =400V, I _D =50A, Gate		38		-
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		152		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		19		1
Turn-on energy	E _{ON}	- Turn-off $R_{G,EXT}$ =50Ω - Inductive Load,		410		
Turn-off energy	E _{OFF}	FWD: UJ3D06530TS T _J =150°C		305		μJ
Total switching energy	E _{TOTAL}			715		-

5. Measured with the chopper mode switching test circuit in Figure 30.

6. Measured with the chopper mode switching test circuit in Figure 29.





Typical Performance Diagrams





Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μs



Learn

More

Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 50A








Figure 5. Typical drain-source on-resistances at $V_{\rm GS}$ = 12V




Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA





Figure 8. Typical gate charge at I_D = 50A












Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V








Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance







Figure 17. Safe operation area at $T_{\rm C}$ = 25°C, D = 0, Parameter $t_{\rm p}$



Spice Models

Contact

0 0 More

Buy Online

Related

Devices

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 20. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C








Figure 21. Clamped inductive switching turn-on energy vs. $R_{G,\text{EXT_ON}}$




Figure 22. Clamped inductive switching turn-off energy vs. $R_{G,\text{EXT_OFF}}$




Figure 23. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 50A




Figure 24. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D = 50A








Figure 24. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 25. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C




Figure 26. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 50A




Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D = 50A








Figure 28. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_s = 2.5\Omega$, $C_s = 100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 29. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber ($R_s = 2.5\Omega$, $C_s=100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 30. Schematic of the half-bridge mode switching test circuit with device RC snubbers ($R_{s1} = 10\Omega$, $C_{s1} = 300$ pF) and a bus RC snubber ($R_{s} = 2.5\Omega$, $C_{s} = 100$ nF).





Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by UnitedSiC manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF