ADC Prefilter with Analog Multiplexer

## General Description

The uS5650Q is a 4-Channel Analog prefilter and Multiplexer. This 4 channel device is intended to condition single and differential signals at bus voltages to a range appropriate for sampling with a low voltage ADC. Power supply operates from 2.8 V to 3.8 V .

## Ordering Information

| Order Number | Package | Top Marking |
| :---: | :---: | :---: |
| uS5650QQKI | WQFN4×4-32L | uS5650Q |

## Note:

(1) Please check the sample/production availability with uPI representatives.
(2) uPI products are compatible with the current IPC/JEDEC J-STD-020 requirements. They are halogen-free, RoHS compliant and $100 \%$ matte tin $(\mathrm{Sn})$ plating that are suitable for use in SnPb or Pb -free soldering processes.

## Applications

## - Computers

- Power Management
- Telecom Equipment
- Battery Chargers
$\square$ Power Supplies
- Test Equipment4 Differential to Single-Ended Trans-Conductance Amplifier2*4-to-1 (1 for Bus, 1 for Shunt) Analog Multiplexer with Single Bit for MUX SelectSingle-Ended to Differential Converter with Buffered Input Reference Voltages
$\square$ Strap Selectable to Operate the Device by Itself or in a Pair
$\square$ Enable Input that Enables Active Devices and Controls an Internal FET to GroundOperating Shunt Voltage: 5V to 30V
- Max Bus Voltage: 30V
$\square$ Power Supply Operation: 2.8 V to 3.8 V
Pin Configuration



## Typical Application Circuit

4-Channel Application Circuit (Stand-Alone Mode)


Note:
There are two differential output reserved resistance $(0.86 \Omega \sim 8.6 \Omega)$ and capacitance $(22 \mathrm{pF} \sim 82 \mathrm{pF})$ which appears as a series RC with lumped equivalent.
uS5650Q

## Typical Application Circuit

3-Channel Application Circuit (Stand-Alone Mode)


Note:
uS5650Q needs to incorporate at least 2 channels. Channel-reduction needs to start from channel 4.
If channel reduction is used in parallel mode, both devices will operate the same number of channels.

## Typical Application Circuit

Two Device Application Circuit


EN is individual related to the GPU signal instead of Mode and VCC

Functional Pin Description

| Pin No. | Pin Name | I/O | Pin Function |
| :---: | :---: | :---: | :---: |
| 1 | SH_IN_N1 | AI | Negative Side of Shunt Input. High impedance, high voltage, avoid floating. |
| 2 | SH_IN_P1 | AI | Positive Side of Shunt Input. High impedance, high voltage, avoid floating. |
| 3 | BS_IN1 | AI | Analog Input for Bus Voltage Multiplexer. Avoid floating. |
| 4 | SH_IN_N2 | AI | Negative Side of Shunt Input. High impedance, high voltage, avoid floating. |
| 5 | SH_IN_P2 | AI | Positive Side of Shunt Input. High impedance, high voltage, avoid floating. |
| 6 | BS_IN2 | AI | Analog Input for Bus Voltage Multiplexer. Avoid floating. |
| 7 | SH_O2 | AO | Current Source Proportional to Shunt Voltage. Low Voltage. |
| 8 | CUSTOM8 | -- | NC. For custom functions. |
| 9 | GND_FET | AI | Ground to FET. It can be connected to internal FET to short to GND. |
| 10 | SH_O3 | AO | Current Source Proportional to Shunt Voltage. Low Voltage |
| 11 | BS_IN3 | AI | Analog Input for Bus Voltage Multiplexer. Avoid Floating. |
| 12 | SH_IN_P3 | AI | Positive Side of Shunt Input. High impedance, high voltage, avoid floating. |
| 13 | SH_IN_N3 | AI | Negative Side of Shunt Input. High impedance, high voltage, avoid floating |
| 14 | BS_IN4 | AI | Analog Input for Bus Voltage Multiplexer. Avoid Floating. |
| 15 | SH_IN_P4 | AI | Positive Side of Shunt Input. High impedance, high voltage, avoid floating |
| 16 | SH_IN_N4 | AI | Negative Side of Shunt Input. High impedance, high voltage, avoid floating |
| 17 | SH_O4 | AO | Current Source Proportional to Shunt Voltage. Low Voltage |
| 18 | CUSTOM18 | -- | NC. For custom functions. |
| 19 | DIFF_OUT_N | AO | Differential Output. Negative Terminal. |
| 20 | DIFF_OUT_P | AO | Differential Output. Positive Terminal. |
| 21 | CUSTOM21 | -- | NC. For custom functions. |
| 22 | CM_REF_IN | AI | Common Mode Reference. |
| 23 | BG_REF_OUT | AO | Bandgap Analog Out. |
| 24 | BS_REF | AI | Reference Input for the Bus Ready Comparator. |
| 25 | SKIP | AI | Mask for BS_OK. |
| 26 | MODE | DI | Mode Selection for stand-alone. As device-A, or as device-B |
| 27 | VCC | AI | VCC of device. |
| 28 | ENABLE | DI | Enable. It takes device out of sleep and opens GNDFET. |
| 29 | MUX_SEL | DI | Multiplexer Selection. |
| 30 | BS_OK | DO | Open Drain Digital Output. Indicating the bus is OK. |
| 31 | CUSTOM31 | -- | NC. For custom functions. |
| 32 | SH_O1 | AO | Current Source Proportional to Shunt Voltage. Low Voltage. |
| EP | GROUND [1] | -- | Power GND of Device. |

uS5650Q
Functional Block Diagram


Diagram of device in use with passives and GPU. Circuits drawn inside the device are representative of its function; implementation can differ. Values are provided for approximate reference only and will change based on exact application (see Inputs, Analog Multiplexer, and Differential Output ) or uPl's choice in certain device parameters.

## Functional Description

Inputs, Analog Multiplexer, and Differential Output
For a 4 -channel device, there will be 4 shunt inputs and 4 bus inputs. The shunt input is a transconductance architecture of which SH_IN_P and SH_IN_N are positive and negative terminals respectively. SH_O is the output of the transconductance which allows the gain to be set. This pin also internally connects to the multiplexer input. BS_IN is a straight connection to the multiplexer input.
The chracteristics of Shunt_IN_P/N are as follows,
when $I_{\text {LOAD }}=0, I_{\text {SH_IN_P }}=$ OPA-Offset/RA;
when $\mathrm{V}_{\mathrm{SH} \_\mathrm{N} \_\mathrm{N}}<\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{SH} \_\mathrm{N} \_\mathrm{N}}=0$.
The output of the multiplexer will feed a single to differential stage that drives the GPU. A common mode is provided by CM_REF_IN.DIFF_OUT_P andDIFF_OUT_Ndrive Vcm+4/ $3^{*} \mathrm{~V}$ sig and $\mathrm{Vcm}-4 / 3^{*} \mathrm{~V}$ sig respectively where V sig is the output of the multiplexer which can be the voltage on either SH_O or BS_IN. It can also be different between the shunt and bus inputs. Note that since Vsig will always be positive, DIFF_OUT_P will always be equal or higher potential than DIFF_OUT_N.
The load that DIFF_OUT needs to drive is dominated by board and GPU package traces and will have a lump equivalent fall in this range:
R: $860 \sim 8600 \mathrm{~m} \Omega$
C: 22~82pF

## Shunt Configuration



Figure 1. Shunt Configuration
$\mathrm{V}_{\text {diff }}=8 / 3 \mathrm{~V}_{\text {sIG }}$
$V_{\text {SIG }}=\frac{R_{B}}{R_{A}} \times R_{\text {SENSE }} \times I$
( $\mathrm{R}_{\mathrm{B}}$ larger than $2 \mathrm{k} \Omega$ can be considered floating for channel count selection)

Shunt Gain $=\frac{V_{\text {SIG }}}{R_{\text {SENSE }} \times I}=\frac{R_{B}}{R_{A}}$
If Full Range $\mathrm{V}_{\text {SIG }}=0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=1020, \mathrm{R}_{\mathrm{A}}=340$,
$R_{\text {SENSE }}=1 \mathrm{~m} \Omega$
=>Shunt Gain = 3
=> Full Range Shunt Voltage(V)
$=V_{\text {SENSE }_{-} \text {FULL }}=\frac{0.3}{3} \cong 0.1(V)$
Full Range Current $(\mathrm{A})=$
$\frac{V_{\text {SENSE }}-\text { FULL }}{} R_{\text {SENSE }}=\frac{0.1}{1 m} \cong 100(A)$

## Bus Configuration



Figure 2. Bus Configuration
$\mathrm{V}_{\text {diff }}=8 / 3 \mathrm{~V}_{\text {SIG }}$
$V_{S I G}=\frac{R_{B D}}{R_{B U}+R_{B D}} \times V$
BusGain $=\frac{V_{S I G}}{V}=\frac{R_{B D}}{R_{B U}+R_{B D}}$
$\frac{1}{\text { BusGain }}=\frac{R_{B U}+R_{B D}}{R_{B D}}$
If Full Range $\mathrm{V}_{\text {SIG }}=0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{BD}}=200, \mathrm{R}_{\mathrm{BU}}=15.8 \mathrm{k}$,
$\Rightarrow>\frac{1}{\text { BusGain }}=\frac{200+15.8 \mathrm{k}}{200}=80$
=>Full Range Bus Voltage(V) $=80 \times 0.3=24(\mathrm{~V})$

## Multiplexer Select Operation

The multiplexer selection is done through a single bit digital input clocked. The device will monitor the input and cycle through the different op-amps in a fixed sequence. The sequence that the multiplexer must follow starts with the bus of the first enumerated before altering to its shunt. It then cycles likewise through the bus/shunt pairs in order of enumeration repeating itself after the shunt of the last active channel has been passed through the multiplexer. The multiplexer will repeat the cycle indefinitely until either a timeout condition is detected or a disable is asserted.
Devices can be configured to work in one three modes of operation: stand-alone, as device-A, or as device-B using
the MODE pin. In stand-alone operation, the device will cycle through op-amps all clock cycles. As device-A, the device will respond to the first set of clock cycle and go into high impedance while device-B responds to the subsequent clocks. Two devices, one configured as deviceA and another as device-B will share MUX_SEL and DIFF_OUT lines on the PCB.

Devices can also be configured to work in reduced channel count. By floating a given SH_O, channels of equal and higher enumeration will remain unused. Unused channels will behave as if they do not exist and be skipped over by the multiplexer. uP9026Q needs to corporate at least 2 channels. Channel-reduction needs to start from channel 4. If channel reduction is used in parallel mode, both devices will operate the same number of channels. Reducing the channel count of multiplexer will NOT impact Bus Comparator operation.

The Diff Output is VCM when ENABLE pin pulls low and MUX_SEL not start up. Stopping MUX_SEL over 35us will let Diff Output to VCM. Rising edge of MUX_SEL to when DIFF_OUT achieve 6 mV error is within 250 ns

Table 1. Characteristics of MODE Pin

| Mode Pin Connection | Operation Mode |
| :---: | :---: |
| Pull high to VCC with <br> $\mathrm{R}<10 \mathrm{k} \Omega$ (Mode $>2 \mathrm{~V})$ | Device-A |
| Pull low to GND with <br> $\mathrm{R}<10 \mathrm{k} \Omega$ (Mode $<0.6 \mathrm{~V})$ | Device-B |
| Floating | Stand-Alone |

Table 2. Diff Output Reporting Sequence of 4-Channel Stand-Alone Mode

| 4-Channel Stand-Alone Mode |  |
| :---: | :---: |
| Clock Cycle | Diff Output |
| 0 | VCM |
| 1 | Ch1 Bus |
| 2 | Ch1 Shunt |
| 3 | Ch2 Bus |
| 4 | Ch2 Shunt |
| 5 | Ch3 Bus |
| 6 | Ch3 Shunt |
| 7 | Ch4 Bus |
| 8 | Ch4 Shunt |
| 9 | Ch1 Bus |



Figure 3.Diff Output Reporting Sequence of 4-Channel Stand-Alone Mode
Table 3. Diff Output Reporting Sequence of 6-Channel Parallel Mode

| 6-Channel Parallel Mode |  |  |
| :---: | :---: | :---: |
| Clock <br> Cycle | Diff Output (Dev A) | Diff Output (Dev B) |
| 0 | VCM | VCM |
| 1 | Ch1 Bus | VCM |
| 2 | Ch1 Shunt | VCM |
| 3 | Ch2 Bus | VCM |
| 4 | Ch2 Shunt | VCM |
| 5 | Ch3 Bus | VCM |
| 6 | Ch3 Shunt | VCM |
| 7 | VCM | Ch1 Bus |
| 8 | VCM | Ch1 Shunt |
| 9 | VCM | Ch2 Bus |
| 10 | VCM | Ch2 Shunt |
| 11 | VCM | Ch3 Bus |
| 12 | VCM | Ch3 Shunt |
| 13 | Ch1 Bus | VCM |

## Functional Description

## Bus Comparator

Operating independently from the multiplexer, the device will also have comparators for each bus inputs and VCC. If the BS_IN of all active channels compare positively against a reference on BS_REF, VCC compares positively against an internally generated reference and the SKIP pin is not
being asserted low, it will release an open drain output BS_OK. As much as feasible, BS_OK should remain low impedance logic low even when VCC goes below operating threshold. SKIP needs to be high voltage tolerant and can be used to power BS_OK pull down in cases where the voltage of VCC becomes low.

## Bandgap Reference

BG_REF_OUT provides a high accuracy bandgap reference from which BS_REF and CM_REF_IN can be derived.

## Ground FET

GND_FET is a switch that connects the bus divider to ground that can be disconnected to break any leakage path between input power and ground.

## Enable

Three logic levels and their behavior defined as follows. Note that enable logic levels are defined differently from expected convention.

Table 4. Configuration of ENABLE Pin

| Enable <br> State | Description |
| :---: | :--- |
| Low | Fully Functional |
| Tri-state | Limited Function. <br> Only BG_REF_OUT, GND_FET, BS_OK <br> are functional. All other biasing should <br> be minimized. In this state, DIFF_OUT <br> will always be high impedance and <br> MUX_SEL logic will be ignored. |
| High | Standby. <br> In addition to saving features of Limited <br> Function, GND_FET will be <br> disconnected and additional power <br> saving where possible. |



Figure 4. I/O of uS5650Q

Complete logic table of ENABLE, VCC, SKIP and BS_IN is as follows,

Table 5. Logic Table of uS5650Q

| ENABLE | OTP | vcc | BS_IN | SKIP | BS_OK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | X |  | H | L |
| H | L | X |  |  |  |
| T/L |  | L | X |  |  |
|  |  | X | L |  |  |
|  |  |  | H |  | H |
|  | X |  |  | L | (open drain) |

Table 6. Configuration of UVLO/OTP

| State | SH_O[1:4] | DIFF_OUT_P/N | BS_OK | BG_REF_OUT | T/O Counter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UVLO | Low by Ext Resistor | High Z | See Table 5 | Low | Reset |
| OTP | Low by Ext Resistor | High Z | See Table 5 | Keep | Reset |

## VCC and GND

The device has a VCC pin and GND will use the thermal pad. When the device reaches its VCC voltage threshold, there can be a delay during before Full Function operation is expected and MUX_SEL will not toggle. It is expected that MODE and channel determination will happen during this delay.

## Customization

Those pins should be floated in production use.
Supply Input Voltage, VCC ..... 2.8 V to 6 V
Safe Voltage(SH_IN_P, SH_IN N) ..... 30 V
Operating Voltage(SH_IN_P,SH_IN_N) ..... 5 V to 30 V
Safe Voltage(BS_IN) ..... 30 V
Reference Voltage for the Bus(BS_REF) ..... 1V
SKIP Operating Voltage ..... 5 V
DIFF_OUT Safety Voltage ..... 1.8 V
Safety Temperature ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $260^{\circ} \mathrm{C}$
ESD Rating (Note 2)
HBM (Human Body Mode) ..... 2kV
CDM (Charged Device Mode) ..... 1 kV
Thermal Information
Package Thermal Resistance (Note 3)
WQFN4x4-32L $\theta_{\mathrm{JA}}$ ..... $37^{\circ} \mathrm{C} / \mathrm{W}$
WQFN4x4-32L $\theta_{\mathrm{Jc}}$ ..... $20^{\circ} \mathrm{C} / \mathrm{W}$
Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
WQFN4x4-32L ..... 1W
Recommended Operation Conditions
(Note 4)Supply Input Voltage, VCC2.8 V to 3.8 V
Supported CM_REF_IN (Note5) ..... 565 mV to 885 mV
Safety Temperature ..... $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
Operating Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Operating Ambient Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Note 1. Stresses listed as the above Absolute Maximum Ratings may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended.
Note 3. $\theta_{J A}$ is measured in the natural convection at $T_{A}=25^{\circ} \mathrm{C}$ on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
Note 4. The device is not guaranteed to function outside its operating conditions.
Note 5 . The typical value is 850 mV .
(VCC $=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SH_IN_N Current |  |  | -- | -- | 100 | uA |
| Operating Voltage (SH_O) |  |  | -- | -- | 0.3 | V |
| Current Capability (SH_O) |  |  | 1 | -- | -- | mA |
| SH_O Floating Detection Resistance |  |  | 10k | -- | -- | $\Omega$ |
| Capacitance Load (SH_O_C) |  |  | 2.2 | -- | 100 | nF |
| Comparator Offset Voltage |  |  | -3 | -- | 3 | mV |
| Mux_Sel VIH |  |  | 1.4 | -- | -- | V |
| Mux_Sel VIL |  |  | -- | -- | 0.4 | V |
| Mux_Sel High/Low Duration |  |  | 50 | -- | -- | ns |
| Mux_Sel Timeout Reset |  |  | 35 | -- | -- | us |
| BS_OK Logic Low Impedance |  |  | -- | -- | 100 | $\Omega$ |
| Bandgap Level [1] |  |  | 1.274 | 1.300 | 1.326 | V |
| BS_OK Delay Time |  |  | -- | 75 | -- | us |
| Tristate Input Impedance |  |  | 100k | -- | -- | $\Omega$ |
| VCC to Full Function Delay |  |  | -- | -- | 2 | ms |
| Standby or Limited Function to Full Function |  |  | -- | -- | 40 | us |
| GNDFET On-resistance |  |  | -- | -- | 10 | $\Omega$ |
| Device IDDQ Fully Functional |  |  | -- | 1.6 | -- | mA |
| Device IDDQ Limited Function |  |  | -- | 0.25 | -- | mA |
| Device IDDQ Disabled |  |  | -- | 0.25 | -- | mA |
| VCC Threshold Reference for BS_OK Input [2] |  |  | 2.6 | -- | 2.8 | V |
| VCC for BS_OK Low Impedance [3] |  |  | $\begin{aligned} & 1.0 \\ & {[5]} \\ & \hline \end{aligned}$ | -- | 3.8 | V |
| VCC Hysteresis for BS_OK Input |  |  | 100 | 150 | 200 | mV |
| BS_OK Comparator Hysteresis |  |  | 15 | 20 | 25 | mV |
| Enable/SKIP VIH [4] |  |  | 1.4 | -- | -- | V |
| Enable/SKIP VIL [4] |  |  | -- | -- | 0.4 | V |

[1] Exact values can be defined manufacturer by should fit within $a+/-2 \%$ tolerance of some nominal
[2] VCC detection for BS_OK must trip in this trip. Device can be either operational or not in this range
[3] VCC range where BS_OK can maintain logic low impedance
[4] Enable driving capability should greater than 2 uA
[5] Only when SKIP voltage exceeds 2.8 V , the minimum of VCC is 1.0 V .


Time : 40us/Div


Time : 40us/Div


## Typical Operation Characteristics

## 3-Channel Reporting



Time : 40us/Div

Timeout to Vcm Delay


Time : 100us/Div

uS5650Q
Package Information
WQFN4x4-32L


Pin 1 mark


Bottom View - Exposed Pad


## Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target
MIN: Minimum dimension specified.
MAX: Maximum dimension specified.
REF: Reference. Represents dimension for reference use only. This value is not a device specification.
TYP. Typical. Provided as a general value. This value is not a device specification.
2. Dimensions in Millimeters.
3. Drawing not to scale.
4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm .

## Important Notice

The contents of this document are provided in connection with uPI Semiconductor Corp. ("uPI") products. uPI makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice.
No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights, is granted by this publication. Except as provided in uPl's terms and conditions of sale for such products, uPI assumes no liability whatsoever, and uPI disclaims any express or implied warranty relating to sale and/or use of uPI products, including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. uPI products are not designed, intended, authorized or warranted for use as components in systems intended for medical, life-saving, or life sustaining applications. uPI reserves the right to discontinue or make changes to its products at any time without notice.
Copyright 2019 ©, uPI Semiconductor Corp. All rights reserved.
uPI, uPI Micro Power Intellect logo, and combinations thereof, are registered trademarks of uPI Semiconductor Corp.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

