



# BCM<sup>®</sup> Bus Converter BCM48Bx120y120B00



## Isolated Fixed Ratio DC-DC Converter


### Features & Benefits

- 48V<sub>DC</sub> – 12V<sub>DC</sub> 120W Bus Converter
- High efficiency (>95%) reduces system power consumption
- High power density (801W/in<sup>3</sup>) reduces power system footprint by >50%
- “Half Chip” VI Chip<sup>®</sup> package enables surface mount, low impedance interconnect to system board
- Contains built-in protection features against:
  - Undervoltage
  - Overvoltage
  - Overcurrent
  - Short Circuit
  - Overtemperature
- Provides enable/disable control, internal temperature monitoring
- ZVS/ZCS Resonant Sine Amplitude Converter topology
- Less than 50°C temperature rise at full load in typical applications

### Typical Application

- High End Computing Systems
- Automated Test Equipment
- Telecom Base Stations
- High Density Power Supplies
- Communication Systems

### Typical Application



Product Ratings	
$V_{IN} = 48V (38 - 55V)$	$P_{OUT} = \text{up to } 120W$
$V_{OUT} = 12V (9.5 - 13.75V)$ (NO LOAD)	$K = 1/4$

### Description

The VI Chip<sup>®</sup> Bus Converter is a high efficiency (>95%) Sine Amplitude Converter<sup>TM</sup> (SAC<sup>TM</sup>) operating from a 38 to 55V<sub>DC</sub> primary bus to deliver an isolated ratiometric output voltage from 9.5 to 13.75V<sub>DC</sub>. The SAC offers a low AC impedance beyond the bandwidth of most downstream regulators, meaning that input capacitance normally located at the input of a 12V regulator can be located at the input to the SAC. Since the K factor of the BCM48Bx120y120B00 is 1/4, that capacitance value can be reduced by a factor of 16x, resulting in savings of board area, materials and total system cost.


The BCM48BH120y120B00 is provided in a VI Chip package compatible with standard pick-and-place and surface mount assembly processes. The VI Chip package provides flexible thermal management through its low junction-to-case and junction-to-board thermal resistance. With high conversion efficiency the BCM48Bx120y120B00 increases overall system efficiency and lowers operating costs compared to conventional approaches.

### Part Numbering

Product Number	Package Style (x)	Product Grade (y)
BCM48Bx120y120B00	H = J-Lead	T = -40° to 125°C
		M = -55° to 125°C

For Storage and Operating Temperatures see Section 6.0 General Characteristics

## Pin Configuration



## Pin Descriptions

Pin Number	Signal Name	Type	Function
A1-B1, A2-B2	+IN	INPUT POWER	Positive input power terminal
L1-M1, L2-M2	-IN	INPUT POWER RETURN	Negative input power terminal
E1	NC	NC	No connect
F2	TM	OUTPUT	Temperature monitor, input side referenced signal
G1	NC	NC	No connect
H2	PC	OUTPUT/INPUT	Enable and disable control, input side referenced signal
A3-D3, A4-D4	+OUT	OUTPUT POWER	Positive output power terminal
J3-M3, J4-M4	-OUT	OUTPUT POWER RETURN	Negative output power terminal

## Control Pin Specifications

See *Using the Control Signals PC, TM* for more information.

### PC (BCM Primary Control)

The PC pin can enable and disable the BCM module. When held below  $V_{PC\_DIS}$  the BCM shall be disabled. When allowed to float with an impedance to -IN of greater than  $60k\Omega$  the module will start. When connected to another BCM PC pin (either directly, or isolated through a diode), the BCM modules will start simultaneously when enabled. The PC pin is capable of being either driven high by an external logic signal or internal pull up to 5V (operating).

### TM (BCM Temperature Monitor)

The TM pin monitors the internal temperature of the BCM module within an accuracy of  $\pm 5^{\circ}C$ . It has a room temperature setpoint of  $\sim 3.0V$  and an approximate gain of  $10mV/^{\circ}C$ . It can source up to  $100\mu A$  and may also be used as a "Power Good" flag to verify that the BCM module is operating.

## Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+IN to -IN		-1	60	V
V <sub>IN</sub> slew rate	Operational	-1	1	V/μs
Isolation voltage, input to output			2250	V
+OUT to -OUT		-1	16	V
Output current transient	≤ 10ms, ≤ 10% DC	-3	14.2	A
Output current average		-2	10	A
PC to -IN		-0.3	20	V
TM to -IN		-0.3	7	V

## Electrical Specifications

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_J = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Powertrain</b>						
Voltage range	$V_{IN\_DC}$		<b>38</b>	<b>48</b>	<b>55</b>	V
dV / dt	$dV_{IN} / dt$				<b>1</b>	V/ $\mu\text{s}$
Quiescent power	$P_Q$	PC connected to -IN		68	<b>150</b>	mW
No load power dissipation	$P_{NL}$	$V_{IN} = 48\text{V}$		2.1	<b>4.1</b>	W
		$V_{IN} = 38\text{V to } 55\text{V}$			<b>5</b>	
Inrush current peak	$I_{INR\_P}$	$V_{IN} = 48\text{V}$ , $C_{OUT} = 500\mu\text{F}$ , $I_{OUT} = 10.55\text{A}$		5.5	<b>12</b>	A
DC input current	$I_{IN\_DC}$	At $P_{OUT} = 240\text{W}$			<b>3.5</b>	A
Transformation ratio	K	$K = V_{OUT} / V_{IN}$ , at no load		1/4		V/V
Output power (average)	$P_{OUT\_AVG}$	$V_{IN} = 38 - 55\text{V}_{DC}$			<b>97</b>	W
		$V_{IN} = 46 - 55\text{V}_{DC}$			<b>120</b>	
Output power (peak)	$P_{OUT\_PK}$	$V_{IN} = 46 - 55\text{V}_{DC}$ , 10ms max, $P_{OUT\_AVG} \leq 120\text{W}$			<b>150</b>	W
Output voltage	$V_{OUT}$		<b>8.5</b>		<b>14</b>	V
Output current (average)	$I_{OUT\_AVG}$	$P_{OUT\_AVG} \leq 120\text{W}$			<b>10</b>	A
Efficiency (ambient)	$\eta_{AMB}$	$V_{IN} = 48\text{V}$ , $P_{OUT} = 120\text{W}$	93.5	94.6		%
		$V_{IN} = 38\text{V to } 55\text{V}$ , $P_{OUT} = 100\text{W}$	92.0			
Efficiency (hot)	$\eta_{HOT}$	$V_{IN} = 48\text{V}$ , $P_{OUT} = 120\text{W}$ ; $T_J = 100^{\circ}\text{C}$	92.6	93.5		%
Efficiency (over load range)	$\eta_{20\%}$	$24\text{W} < P_{OUT} < P_{OUT\_MAX}$	<b>72.0</b>			%
Output resistance	$R_{OUT\_COLD}$	$P_{OUT} = 120\text{W}$ , $T_{CASE} = -40^{\circ}\text{C}$	20.0	28.7	40.0	m $\Omega$
	$R_{OUT\_AMB}$	$P_{OUT} = 120\text{W}$ , $T_{CASE} = 25^{\circ}\text{C}$	25.0	38.8	50.0	
	$R_{OUT\_HOT}$	$P_{OUT} = 120\text{W}$ , $T_{CASE} = 100^{\circ}\text{C}$	30.0	47.3	60.0	
Load capacitance	$C_{OUT}$				<b>500</b>	$\mu\text{F}$
Switching frequency	$F_{SW}$		<b>1.4</b>	1.5	<b>1.6</b>	MHz
Output voltage ripple	$V_{OUT\_PP}$	$C_{OUT} = 0\mu\text{F}$ , $I_{OUT} = 10.55\text{A}$ , $V_{IN} = 48\text{V}$ ,		200	<b>400</b>	mV
$V_{IN}$ to $V_{OUT}$ (application of $V_{IN}$ )	$T_{ON1}$	$V_{IN} = 48\text{V}$ , $C_{PC} = 0$		570	800	ms

Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_J = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Protection</b>						
Input overvoltage lockout threshold	$V_{IN\_OVLO+}$		<b>55.5</b>	58.1	<b>60</b>	V
Input overvoltage recovery threshold	$V_{IN\_OVLO-}$		<b>55.1</b>	58.7	<b>60</b>	V
Input undervoltage recovery threshold	$V_{IN\_UVLO+}$		<b>30.7</b>	32.9	<b>37.3</b>	V
Input undervoltage lockout threshold	$V_{IN\_UVLO-}$		<b>29.1</b>	31.5	<b>35.4</b>	V
Output overcurrent trip threshold	$I_{OCP}$	$V_{IN} = 48\text{V}, 25^{\circ}\text{C}$	<b>12</b>	17	<b>24</b>	A
Short circuit protection trip threshold	$I_{SCP}$		<b>24</b>		40	A
Short circuit protection response time	$T_{SCP}$		<b>0.8</b>	1.0	<b>1.2</b>	$\mu\text{s}$
Thermal shutdown threshold	$T_{J\_OTP}$		<b>125</b>	130	135	$^{\circ}\text{C}$





Figure 1 —  $P_{OUT}$  derating vs  $V_{IN}$

**Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_J = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>PC</b>						
PC voltage (operating)	$V_{PC}$		<b>4.7</b>	5.0	<b>5.3</b>	V
PC voltage (enable)	$V_{PC\_EN}$		<b>2.0</b>	2.5	<b>3.0</b>	V
PC voltage (disable)	$V_{PC\_DIS}$				<b>1.95</b>	V
PC source current (start up)	$I_{PC\_EN}$		<b>50</b>	100	<b>300</b>	$\mu\text{A}$
PC source current (operating)	$I_{PC\_OP}$				<b>2</b>	mA
PC internal resistance	$R_{PC\_SNK}$	Internal pull down resistor	<b>50</b>	150	<b>400</b>	$\text{k}\Omega$
PC capacitance (internal)	$C_{PC\_INT}$				<b>588</b>	pF
PC capacitance (external)	$C_{PC\_EXT}$	External capacitance delays PC enable time			<b>1000</b>	pF
External PC resistance	$R_{PC}$	Connected to $-V_{IN}$	<b>60</b>			$\text{k}\Omega$
PC external toggle rate	$R_{PC\_TOG}$				<b>1</b>	Hz
PC to $V_{OUT}$ with PC released	$T_{ON2}$	$V_{IN} = 48\text{V}$ , pre-applied		60	<b>100</b>	$\mu\text{s}$
PC to $V_{OUT}$ , disable PC	$T_{PC\_DIS}$	$V_{IN} = 48\text{V}$ , pre-applied		4	<b>10</b>	$\mu\text{s}$
<b>TM</b>						
TM accuracy	$AC_{TM}$		<b>-5</b>		<b>+5</b>	$^{\circ}\text{C}$
TM gain	$A_{TM}$			10		mV / $^{\circ}\text{C}$
TM source current	$I_{TM}$				<b>100</b>	$\mu\text{A}$
TM internal resistance	$R_{TM\_SNK}$		<b>25</b>	40	<b>50</b>	$\text{k}\Omega$
External TM capacitance	$C_{TM}$				<b>50</b>	pF
TM voltage ripple	$V_{TM\_PP}$	$C_{TM} = 0\mu\text{F}$ , $V_{IN} = 55\text{V}$ , $P_{OUT} = 120\text{W}$	<b>75</b>	180	<b>250</b>	mV

Timing Diagram



Notes:  
 - Timing and voltage is not to scale  
 - Error pulse width is load dependent

1: Controller start  
 2: Controller turn off  
 3: PC release  
 4: PC pulled low  
 5: PC released on output SC  
 6: SC removed

A: T<sub>ON1</sub>  
 B: T<sub>OVLO\*</sub>  
 C: Max recovery time  
 D: T<sub>UVLO</sub>  
 E: T<sub>ON2</sub>  
 F: T<sub>OCP</sub>  
 G: T<sub>PC-DIS</sub>  
 H: T<sub>SSP\*\*</sub>

\*Min value switching off  
 \*\*From detection of error to power train shutdown

## Application Characteristics

All specifications are at  $T_j = 25^\circ\text{C}$  unless otherwise noted. See associated figures for general trend data

Attribute	Symbol	Conditions / Notes	Typ	Unit
No load power	$P_{NL}$	$V_{IN} = 48\text{V}$ , PC enabled	1.75	W
Inrush current peak	$I_{NR\_P}$	$C_{OUT} = 500\mu\text{F}$ , $P_{OUT} = 120\text{W}$	6	A
Efficiency (ambient)	$\eta$	$V_{IN} = 48\text{V}$ , $P_{OUT} = 120\text{W}$ , $C_{OUT} = 500\mu\text{F}$	95	%
Efficiency (hot – $100^\circ\text{C}$ )	$\eta$	$V_{IN} = 48\text{V}$ , $P_{OUT} = 120\text{W}$ , $C_{OUT} = 500\mu\text{F}$	94	%
Output resistance ( $-40^\circ\text{C}$ )	$R_{OUT\_C}$	$V_{IN} = 48\text{V}$	35	$\text{m}\Omega$
Output resistance ( $25^\circ\text{C}$ )	$R_{OUT\_R}$	$V_{IN} = 48\text{V}$	44	$\text{m}\Omega$
Output resistance ( $100^\circ\text{C}$ )	$R_{OUT\_H}$	$V_{IN} = 48\text{V}$	56	$\text{m}\Omega$
Output voltage ripple	$V_{OUT\_PP}$	$C_{OUT} = 0\mu\text{F}$ , $P_{OUT} = 120\text{W}$ @ $V_{IN} = 48\text{V}$ , $V_{IN} = 48\text{V}$	160	mV
$V_{OUT}$ transient voltage (positive)	$V_{OUT\_TRAN+}$	$I_{OUT\_STEP} = 0 - 10.55\text{A}$ , $I_{SLEW} > 10\text{A}/\mu\text{s}$	1.4	V
$V_{OUT}$ transient voltage (negative)	$V_{OUT\_TRAN-}$	$I_{OUT\_STEP} = 10.55 - 0\text{A}$ , $I_{SLEW} > 10\text{A}/\mu\text{s}$	1.3	V
Undervoltage lockout response time	$T_{UVLO}$		2.4	$\mu\text{s}$
Output overcurrent response time	$T_{OCP}$	$12 < I_{OCP} < 25\text{A}$	4.4	ms
Overvoltage lockout response time	$T_{OVLO}$		2.4	$\mu\text{s}$



## Application Characteristics

The following values, typical of an application environment, are collected at  $T_{CASE} = 25^{\circ}C$  unless otherwise noted. See associated figures for general trend data.




Figure 2 — No load power dissipation vs.  $V_{IN}$




Figure 3 — Full load efficiency vs. temperature;  $V_{IN}$




Figure 4 — Efficiency at  $T_{CASE} = -40^{\circ}C$




Figure 5 — Power dissipation at  $T_{CASE} = -40^{\circ}C$




Figure 6 — Efficiency at  $T_{CASE} = 25^{\circ}C$




Figure 7 — Power dissipation at  $T_{CASE} = 25^{\circ}C$

Application Characteristics (Cont.)




Figure 8 — Efficiency at  $T_{CASE} = 100^{\circ}C$




Figure 9 — Power dissipation at  $T_{CASE} = 100^{\circ}C$




Figure 10 —  $R_{OUT}$  vs. temperature; nominal input




Figure 11 —  $V_{RIPPLE}$  vs.  $I_{OUT}$ : No external  $C_{OUT}$ , board mounted module, scope setting : 20MHz analog BW




Figure 12 — PC to  $V_{OUT}$  start up wave form




Figure 13 —  $V_{IN}$  to  $V_{OUT}$  start up wave form

Application Characteristics (Cont.)




Figure 14 — Output voltage and input current ripple;  $V_{IN} = 48V$ , 120W, no  $C_{OUT}$




Figure 15 — 0A – 11.3A transient response:  $C_{IN} = 330\mu F$ ,  $I_{IN}$  measured prior to  $C_{IN}$ , no external  $C_{OUT}$




Figure 16 — 11.3A – 0A transient response:  $C_{IN} = 330\mu F$ ,  $I_{IN}$  measured prior to  $C_{IN}$ , no external  $C_{OUT}$




Figure 17 — PC disable wave form;  $V_{IN} = 48V$ ,  $C_{OUT} = 500\mu F$ , full load

General Characteristics

All specifications are at T<sub>J</sub> = 25°C unless otherwise noted. See associated figures for general trend data.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Mechanical</b>						
Length	L		21.7 / [0.854]	22.0 / [0.866]	22.3 / [0.878]	mm / [in]
Width	W		16.37 / [0.644]	16.50 / [0.650]	16.63 / [0.655]	mm / [in]
Height	H		6.48 / [0.255]	6.73 / [0.265]	6.98 / [0.275]	mm / [in]
Volume	Vol	No heat sink		2.44 / [0.150]		cm <sup>3</sup> / [in <sup>3</sup> ]
Footprint	F	No heat sink		3.6 / [0.56]		cm <sup>3</sup> / [in <sup>3</sup> ]
Power density	P <sub>D</sub>	No heat sink		801		W/in <sup>3</sup>
				49		W/cm <sup>3</sup>
Weight	W			8 / [0.28]		g / [oz]
Lead Finish		Nickel	0.51		2.03	µm
		Palladium	0.02		0.15	
		Gold	0.003		0.051	
<b>Thermal</b>						
Operating temperature	T <sub>J</sub>		-40		125	°C
Storage temperature	T <sub>ST</sub>		-40		125	°C
Thermal impedance	θ <sub>JC</sub>	Junction to case			2.7	°C/W
Thermal capacity				5		Ws/°C
<b>Assembly</b>						
Peak compressive force applied to case (Z-axis)		Supported by J-lead only		2.5	3.0	lbs
ESD Withstand	ESD <sub>HBM</sub>	Human Body Model, JEDEC JESD 22-A114C.01	1500			V <sub>DC</sub>
	ESD <sub>MM</sub>	Machine Model, JEDEC JESD 22-A115-A	400			
<b>Soldering</b>						
Peak temperature during reflow		MSL 4 (Datecode 1528 and later)			245	°C
Peak time above 217°C					150	s
Peak heating rate during reflow				1.5	3	°C/s
Peak cooling rate post reflow				1.5	6	°C/s
<b>Safety</b>						
Working voltage (IN – OUT)	V <sub>IN_OUT</sub>				<b>60</b>	V <sub>DC</sub>
Isolation voltage (hipot)	V <sub>HIPO</sub>		<b>2250</b>			V <sub>DC</sub>
Isolation capacitance	C <sub>IN_OUT</sub>	Unpowered unit	<b>1350</b>	<b>1750</b>	<b>2150</b>	pF
Isolation resistance	R <sub>IN_OUT</sub>		<b>10</b>			MΩ
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign		7.1		MHrs
Agency approvals / standards		cTUVus				
		cURus				
		CE Marked for Low Voltage Directive and ROHS recast directive, as applicable.				

## Using the Control Signals PC, TM

**Primary Control (PC)** pin can be used to accomplish the following functions:

- **Delayed start:** At start up, PC pin will source a constant 100 $\mu$ A current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5V threshold for module start.
- **Synchronized start up:** In an array of parallel modules, PC pins should be connected to synchronize start up across units. While every controller has a calibrated 2.5V reference on PC comparator, many factors might cause different timing in turning on the 100 $\mu$ A current source on each module, i.e.:
  - Different  $V_{IN}$  slew rate
  - Statistical component value distribution

By connecting all PC pins, the charging transient will be shared and all the modules will be enabled synchronously.

- **Auxiliary voltage source:** Once enabled in regular operational conditions (no fault), each BCM module PC provides a regulated 5V, 2mA voltage source.
- **Output disable:** PC pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 1k $\Omega$  and toggle rate lower than 1Hz.
- **Fault detection flag:** The PC 5V voltage source is internally turned off as soon as a fault is detected. After a minimum disable time, the module tries to re-start, and PC voltage is re-enabled. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of PC signal.
- Note that PC doesn't have current sink capability (only 150k $\Omega$  typical pull down is present), therefore, in an array, PC line will not be capable of disabling all the modules if a fault occurs on one of them.

**Temperature Monitor (TM)** pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- **Monitor the control IC temperature:** The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e. 3.0V = 300K = 27 $^{\circ}$ C). It is important to remember that VI Chip<sup>®</sup> products are multi-chip modules, whose temperature distribution greatly vary for each part number as well with input/output conditions, thermal management and environmental conditions. Therefore, TM cannot be used to thermally protect the system.
- **Fault detection flag:** The TM voltage source is internally turned off as soon as a fault is detected. After a minimum disable time, the module tries to re-start, and TM voltage is re-enabled.

Sine Amplitude Converter™ Point of Load Conversion




Figure 18 — VI Chip® module DC model

The Sine Amplitude Converter (SAC™) uses a high frequency resonant tank to move energy from input to output. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The BCM48Bx120y120B00 SAC can be simplified into the preceding model.

At no load:

$$V_{OUT} = V_{IN} \cdot K$$

K represents the “turns ratio” of the SAC.

Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}}$$

In the presence of load,  $V_{OUT}$  is represented by:

$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R_{OUT}$$

and  $I_{OUT}$  is represented by:

$$I_{OUT} = \frac{I_{IN} - I_Q}{K}$$

$R_{OUT}$  represents the impedance of the SAC, and is a function of the  $R_{DS(ON)}$  of the input and output MOSFETs and the winding resistance of the power transformer.  $I_Q$  represents the quiescent current of the SAC control, gate drive circuitry, and core losses.

The use of DC voltage transformation provides additional interesting attributes. Assuming that  $R_{OUT} = 0\Omega$  and  $I_Q = 0A$ , Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with  $V_{IN}$ .




Figure 19 — K = 1/4 Sine Amplitude Converter with series input resistor

The relationship between  $V_{IN}$  and  $V_{OUT}$  becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \cdot R) \cdot K \tag{5}$$

Substituting the simplified version of Eq. (4) ( $I_Q$  is assumed = 0A) into Eq. (5) yields:

$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R \cdot K^2 \tag{6}$$

This is similar in form to Eq. (3), where  $R_{OUT}$  is used to represent the characteristic impedance of the SAC™. However, in this case a real R on the input side of the SAC is effectively scaled by  $K^2$  with respect to the output.

Assuming that  $R = 1\Omega$ , the effective R as seen from the secondary side is  $62.5m\Omega$ , with  $K = 1/4$ .

A similar exercise should be performed with the addition of a capacitor or shunt impedance at the input to the SAC. A switch in series with  $V_{IN}$  is added to the circuit. This is depicted in Figure 20.




Figure 20 — Sine Amplitude Converter™ with input capacitor

A change in  $V_{IN}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{IN}}{dt} \quad (7)$$

Assume that with the capacitor charged to  $V_{IN}$ , the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_C = I_{OUT} \cdot K \quad (8)$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt} \quad (9)$$

The equation in terms of the output has yielded a  $K^2$  scaling factor for C, specified in the denominator of the equation. A K factor less than unity results in an effectively larger capacitance on the output when expressed in terms of the input. With a  $K = 1/4$  as shown in Figure 20,  $C = 1\mu F$  would appear as  $C = 16\mu F$  when viewed from the output.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No load power dissipation ( $P_{NL}$ ): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss ( $P_{R_{OUT}}$ ): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{NL} + P_{R_{OUT}} \quad (10)$$

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{R_{OUT}} \quad (11)$$

The above relations can be combined to calculate the overall module efficiency:

$$\begin{aligned} \eta &= \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{R_{OUT}}}{P_{IN}} \quad (12) \\ &= \frac{V_{IN} \cdot I_{IN} - P_{NL} - (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}} \\ &= 1 - \frac{(P_{NL} + (I_{OUT})^2 \cdot R_{OUT})}{V_{IN} \cdot I_{IN}} \end{aligned}$$

## Input and Output Filter Design

A major advantage of SAC™ systems versus conventional PWM converters is that the transformers do not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieve power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

### 1. *Guarantee low source impedance:*

To take full advantage of the BCM module's dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as 47µF in series with 0.3Ω. A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

### 2. *Further reduce input and/or output voltage ripple without sacrificing dynamic response:*

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the module multiplied by its K factor. This is illustrated in Figures 14 and 15.

### 3. *Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures:*

The module input/output voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it. A criterion for protection is the maximum amount of energy that the input or output switches can tolerate if avalanched.

Total load capacitance at the output of the BCM module shall not exceed the specified maximum. Owing to the wide bandwidth and low output impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the input of the module. At frequencies <500kHz the module appears as an impedance of  $R_{OUT}$  between the source and load.

Within this frequency range, capacitance at the input appears as effective capacitance on the output per the relationship defined in Eq. 6.

$$C_{OUT} = \frac{C_{IN}}{K^2} \quad (13)$$

This enables a reduction in the size and number of capacitors used in a typical system.

## Thermal Considerations

VI Chip® products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input / output conditions, thermal management and environmental conditions. Maintaining the top of the BCM48Bx120y120B00 case to less than 100°C will keep all junctions within the VI Chip module below 125°C for most applications.

The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a VI Chip module for an extended period of time at full load without proper heat sinking.



## Current Sharing

The performance of the SAC™ topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- Apply same input / output filters (if present) to each unit.

For further details see [AN:016 Using BCM Bus Converters in High Power Arrays](#).




Figure 21 — BCM module array

## Fuse Selection

In order to provide flexibility in configuring power systems VI Chip® modules are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t
- Recommend fuse: ≤ 3.15A Littlefuse Nano<sup>2</sup> Fuse.


## Reverse Operation

BCM modules are capable of reverse power operation. Once the unit is started, energy will be transferred from secondary back to the primary whenever the secondary voltage exceeds  $V_{IN} \cdot K$ . The module will continue operation in this fashion for as long as no faults occur.


The BCM48Bx120y120B00 has not been qualified for continuous operation in a reverse power condition. Furthermore fault protections which help protect the module in forward operation will not fully protect the module in reverse operation.

Transient operation in reverse is expected in cases where there is significant energy storage on the output and transient voltages appear on the input. Transient reverse power operation of less than 10ms, 10% duty cycle is permitted and has been qualified to cover these cases.

Mechanical Drawing





Recommended Land Pattern



Recommended Heat Sink Push Pin Location

Notes:

1. Maintain 3.50 (0.138) Dia. keep-out zone free of copper, all PCB layers.
2. (A) minimum recommended pitch is 24.00 (0.945) this provides 7.50 (0.295) component edge-to-edge spacing, and 0.50 (0.020) clearance between Vicor heat sinks.  
(B) Minimum recommended pitch is 25.50 (1.004). This provides 9.00 (0.354) component edge-to-edge spacing, and 2.00 (0.079) clearance between Vicor heat sinks.
3. V-I Chip™ module land pattern shown for reference only, actual land pattern may differ. Dimensions from edges of land pattern to push-pin holes will be the same for all half size V-I Chip products.
4. RoHS compliant per CST-0001 latest revision.
5. Unless otherwise specified: Dimensions are mm (inches) tolerances are:  
x.x (x.xx) = ±0.3 (0.01)  
x.xx (x.xxx) = ±0.13 (0.005)
6. Plated through holes for grounding clips (33855) shown for reference. Heat sink orientation and device pitch will dictate final grounding solution.



## **Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.**

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

**Specifications are subject to change without notice.**

### **Vicor's Standard Terms and Conditions**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers:

5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,166,898; 7,187,263; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

#### **Vicor Corporation**

25 Frontage Road  
Andover, MA, USA 01810  
Tel: 800-735-6200  
Fax: 978-475-6715

#### **email**

Customer Service: [custserv@vicorpower.com](mailto:custserv@vicorpower.com)

Technical Support: [apps@vicorpower.com](mailto:apps@vicorpower.com)

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Isolated DC/DC Converters](#) category:*

*Click to view products by [Vicor](#) manufacturer:*

Other Similar products are found below :

[ESM6D044440C05AAQ](#) [FMD15.24G](#) [PSL486-7LR](#) [Q48T30020-NBB0](#) [JAHW100Y1](#) [SPB05C-12](#) [SQ24S15033-PS0S](#) [18952](#) [19-130041](#)  
[CE-1003](#) [CE-1004](#) [GQ2541-7R](#) [RDS180245](#) [MAU228](#) [J80-0041NL](#) [DFC15U48D15](#) [XGS-0512](#) [XGS-1205](#) [XGS-1212](#) [XGS-2412](#) [XGS-](#)  
[2415](#) [XKS-1215](#) [06322](#) [NCT1000N040R050B](#) [SPB05B-15](#) [SPB05C-15](#) [L-DA20](#) [DCG40-5G](#) [QME48T40033-PGB0](#) [XKS-2415](#) [XKS-2412](#)  
[XKS-1212](#) [XKS-1205](#) [XKS-0515](#) [XKS-0505](#) [XGS-2405](#) [XGS-1215](#) [XGS-0515](#) [PS9Z-6RM4](#) [73-551-5038I](#) [AK1601-9RT](#) [VI-N61-CM](#) [VI-](#)  
[R5022-EXWW](#) [PSC128-7iR](#) [RPS8-350ATX-XE](#) [DAS1004812](#) [PQA30-D24-S24-DH](#) [VI-M5F-CQ](#) [VI-LN2-EW](#) [VI-PJW01-CZY](#)