ZVS Regulators

PI352x-00





30 – 60V_{IN} ZVS Buck Regulator

Product Description

The PI352x-00 is a family of high input voltage, wide-input-range DC-DC ZVS Buck regulators integrating controller, power switches and support components all within a high-density System-in-Package (SiP).

The integration of a high-performance Zero-Voltage Switching (ZVS) topology, within the PI352x-00 series, increases point-of-load performance providing best-in-class power efficiency. The PI352x-00 requires only an external inductor, two voltage selection resistors and minimal capacitors to form a complete DC-DC switch-mode buck regulator.

Device	Out	I May	
Device	Set	Range	I _{OUT} Max
<u>PI3523-00</u>	3.3V	2.2 – 4V	22A
PI3525-00	5.0V	4.0 – 6.5V	20A
<u>PI3526-00</u>	12V	6.5 – 14V	18A



Features & Benefits

- High-Efficiency HV ZVS Buck Topology
- Wide input voltage range of 30 60V
- Power-up into pre-biased load ≤ 6.0V
- Parallel-capable with single-wire current sharing
- Input Over/Undervoltage Lockout (OVLO/UVLO)
- Output Overvoltage Protection (OVP)
- Overtemperature Protection (OTP)
- Fast and slow current limits
- · Differential amplifier for output remote sensing
- User adjustable soft start & tracking
- –40 to 120°C operating range (T_{INT})

Applications

- HV to PoL Buck Regulator Applications
- Computing, Communications, Industrial, Automotive Equipment

Package Information

• 10 x 14 x 2.56mm LGA SiP



Contents

Thermal, Storage and Handling Information	3
Absolute Maximum Ratings	3
Functional Block Diagram	4
Pin Description	5
Package Pinout	6
PI352x-00 Common Electrical Characteristics	7
PI3523-00 (3.3V _{OUT}) Electrical Characteristics	8
PI3525-00 (5.0V _{OUT}) Electrical Characteristics	15
PI3526-00 (12V _{OUT}) Electrical Characteristics	22
Functional Description	29
ENABLE (EN)	29
Remote Sensing	29
Soft Start	29
Output Voltage Selection	29
Output Current Limit Protection	29
Input Undervoltage Lockout	29
Input Overvoltage Lockout	30
Output Overvoltage Protection	30
Overtemperature Protection	30
Pulse Skip Mode (PSM)	30
Variable Frequency Operation	30
Thermal Characteristics	30

SiP Power Dissipation as Percentage of Total System Losses	<u>33</u>
Application Description	34
Output Voltage Set Point	34
Soft Start Adjust and Tracking	34
Inductor Pairing	35
Parallel Operation	35
Filter Considerations	35
VDR Bias Regulator	36
Layout Guidelines	37
LGA Recommended PCB Footprint and Stencil	38
LGA Package Drawings	39
Revision History	40
Warranty	41

Order Information

Product	Nominal Output	Rated I _{OUT}	Package	Transport Media	
PI3523-00-LGIZ	3.3V 22A		10 x 14mm LGA		
PI3525-00-LGIZ	5.0V	20.4	10 x 14mm LGA	TRAY	
PI3525-00-LGIG	5.00	20A	10 x 14mm LGA halogen free	IKAY	
PI3526-00-LGIZ	12V	18A	10 x 14mm LGA		

Thermal, Storage and Handling Information

Name	Rating
Storage Temperature	−65 to 150°C
Internal Operating Temperature	−40 to 120°C
Soldering Temperature for 20 seconds	245°C
MSL Rating	3
ESD Rating, JESD22-A114F, JS-002-2014	2kV HBM; 1kV CDM, respectively


Absolute Maximum Ratings

Name	Rating
VIN	-0.7 to 75V
VS1	-0.7V _{DC} to 75V
VOUT	-0.5 to 25V
SGND	±100mA
TRK	−0.3 to 5.5V, ±30mA
VDR, SYNCI, SYNCO, PWRGD, EN, COMP, EAO, EAIN, VDIFF, VSN, VSP, TESTX	-0.3 to 5.5V, ±5mA

Notes: Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltages are referenced to PGND unless otherwise noted.



Functional Block Diagram




Simplified block diagram

Pin Description

Name	Location	I/O	Description	
VS1	Block 1	Power	Switching Node: and ZVS sense for power switches.	
VIN	Block 3	Power	Input Voltage: and sense for UVLO, OVLO and feed forward ramp.	
VDR	5K	I/O	Gate Driver VCC: Internally generated 5.1V. May be used as a bias supply for low power external loads. See Application Description for important considerations.	
SYNCI	4K	I	Synchronization Input: Synchronize to the falling edge of external clock frequency. SYNCI is a high impedance digital input node and should always be connected to SGND when not in use. The PI352x-00 family is not optimized for external synchronization functionality. Refer to Application Description of Parallel Operation for details.	
SYNCO	3K	Ο	Synchronization Output: Outputs a high signal at the start of each clock cycle for the longer of ½ of the minimum period or the on time of the high side power MOSFET.	
TEST1	2K	1/0	Test Connections: Use only with factory guidance. Connect to SGND for proper operation.	
TEST2	1K	1/0	Test Connections: Use only with factory guidance. Connect to SGND for proper operation.	
TEST3	1J	I/O	Test Connections: Use only with factory guidance. Connect to SGND for proper operation.	
TEST4	1H	1/0	Test Connections: Use only with factory guidance. Connect to SGND for proper operation.	
TEST5	1E	1/0	Test Connections: Use only with factory guidance. Connect to SGND for proper operation.	
PWRGD	1G	0	Power Good: High impedance when regulator is operating and V_{OUT} is in regulation. Otherwise pulls to SGND.	
EN	1F	I/O	Enable Input: Regulator enable control. When asserted active or left floating: regulator is enabled. Otherwise regulator is disabled.	
SGND	Block 5		Signal Ground: Internal logic ground for EA, TRK, SYNCI, SYNCO communication returns. SGND and PGND are star connected within the regulator package.	
TRK	1C	I	Soft-Start and Track Input: An external capacitor may be connected between TRK pin and SGND to increase the rise time of the internal reference during soft start.	
COMP	1B	Ο	Compensation Capacitor: Connect capacitor for control loop dominant pole. See Error Amplifier section for details. A default C_{COMP} of 4.7nF is used in the example.	
EAO	1A	0	Error amp output: External connection for additional compensation and current sharing.	
EAIN	2A	I	Error Amp Inverting Input: Connection for the main V _{OUT} feedback divider tap.	
VDIFF	3A	0	Independent Amplifier Output: Active only when module is enabled.	
VSN	4A	I	Independent Amplifier Inverting Input: If unused connect in unity gain.	
VSP	5A	I	Independent Amplifier Non-Inverting Input: If unused connect to SGND.	
VOUT	6A,B	Power	Direct V_{OUT} Connect: for per-cycle internal clamp node and feed-forward ramp.	
PGND	Block2	Power	Power Ground: V _{IN} and V _{OUT} power returns.	



Package Pinout



 Pin Block Name
 Group of pins

 VIN
 A8-10, B8-10, C8-10, D8-10, E8-10, F8-10, G8-10, H8-10, J8-10, K8-10

 VS1
 A14, B14, C14, D14, E14, F14, G14, H14, J14, K14

 PGND
 A12, B12, C12, D12, E12, F12, G12, H12, J12, K12

 PGND
 B5, C4-6, D4-6, E4-6, F2-6, G2-6, H2-6, J2-6, K6

 VOUT
 A6, B6

 SGND
 B2-4, C2-3, D1-3, E2-3



PI352x-00 Common Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Differential Amp				
Open Loop Gain			96	120	140	dB
Small Signal Gain-bandwidth			5	7	12	MHz
Input Offset				0.5	1	mV
Common Mode Input Range			-0.1		2.5	V
Differential Mode Input Range					2	V
Input Bias Current			-1		1	μΑ
Output Current			-1		1	mA
Maximum V _{OUT}		$I_{VDIFF} = -1 \text{mA}$	4.85			V
Minimum V _{OUT}		$I_{VDIFF} = -1mA$			20	mV
Capacitive Load Range for Stability			0		50	pF
Slew Rate				11		V/µs
		PWRGD				
V _{OUT} Rising Threshold	$V_{PG_HI\%}$		78	84	90	% V _{OUT_DO}
V _{OUT} Falling Threshold	V _{PG_LO%}		75	81	87	% V _{OUT_DO}
PWRGD Output Low	V_{PG_SAT}	Sink = 4mA			0.4	V
		VDR				
Voltage Set Point	V_{VDR}	$V_{IN_DC} > 10V$	4.9	5.05	5.2	V
External Loading	I_{VDR}	See Application Description for details	0		2	mA
		Enable		I	I	I
High Threshold	V _{EN_HI}		0.9	1.0	1.1	V
Low Threshold	V _{EN_LO}		0.7	0.8	0.9	V
Threshold Hysteresis	V _{EN_HYS}		100	200	300	mV
Pull-Up Voltage Level for Source Current	$V_{\text{EN_PU}}$			2		V
Pull-Up Current	I _{EN_PU_POS}	V_{IN} > 8V, excluding t_{FR_DLY}		50		μΑ
		Reliability				
MTBF		MIL-HDBK-217, 25°C, Ground Benign: GB		12.6		MHrs
		Telcordia SR-332, 25°C, Ground Benign: GB		96.9		MHrs

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

[[]c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

[[]f] Refer to Switching Frequency vs. Load current curves.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Input Specifications				
Input Voltage	V _{IN_DC}		30	48	60	V
Input Current	I _{IN_DC}	$V_{IN} = 48V$, $T_{CASE} = 25$ °C, $I_{OUT} = 22A$		1.69		А
Input Current At Output Short (fault condition duty cycle)	I _{IN_Short}	Short at terminals		4.7		mA
Input Quiescent Current	I _{Q_VIN}	Disabled		0.75	1.2	mA
Input Quiescent Current	I _{Q_VIN}	Enabled, no load, $T_{CASE} = 25$ °C		1.8		mA
Input Voltage Slew Rate	V _{IN_SR}				1	V/µs
Input capacitance, Internal	C _{IN_INT}	Effective value $V_{IN} = 48V$, 25°C		0.50		μF
		Output Specifications				
EAIN Voltage Total Regulation	V _{EAIN}	[b]	0.975	0.990	1.005	V
Output Voltage Trim Range	V _{OUT DC}	[b] [c]	2.2	3.3	4.0	V
Line Regulation	$\Delta V_{OUT} / \Delta V_{IN}$	At 25°C, 30V < V _{IN} < 60V		0.10		%
Load Regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	At 25°C, 2A < I _{OUT} < 22A		0.10		%
Output Voltage Ripple	V _{OUT_AC}	I _{OUT} = 20A, C _{OUT} = 8 x 100μF, 20MHz BW ^[d]		76		mVp-p
Output Current	I _{OUT DC}	[e]	0		22	A
Current Limit	I _{OUT CL}	Typical current limit based on nominal 230nH inductor.		25.3		А
Maximum Array Size	N _{PARALLEL}	[b]			3	Modules
Output Current, array of 2	I _{OUT_DC_ARRAY2}	Total array capability, [b] see applications section for details	0		[g]	А
Output Current, array of 3	I _{OUT_DC_ARRAY3}	Total array capability, [b] see applications section for details	0		[g]	А
		-				
		Protection		I	I	1
Input UVLO Start Threshold	V _{UVLO_START}			27.0	29.1	V
Input UVLO Stop Hysteresis	V _{UVLO_HYS}		1.66	2.08	2.50	V
Input UVLO Response Time				1.25		μs
Input OVLO Stop Threshold	V _{OVLO}		62	64.3		V
Input OVLO Start Hysteresis	V _{OVLO_HYS}	Hysteresis active when OVLO present for at least $t_{\text{FR_DLY}}$	0.90	1.17	1.60	V
Input OVLO Response Time	t _f			1.25		μs
Output Overvoltage Protection, Relative	V _{OVP_REL}	Above set V _{OUT}		20		%
Output Overvoltage Protection, Absolute	V _{OVP_ABS}		4.5	5.2		V

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

[[]c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

[[]g] Contact factory applications for array derating and layout best practices to minimize sharing errors.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Timing				
Switching Frequency	f_s	^[f] While in Discontinuous Conduction Mode (DCM) only, SYNCI grounded	470	500	530	kHz
Fault Restart Delay	t _{FR_DLY}			30		ms
		Synchronization Input (SYNCI)				
Synchronization Frequency Range	f _{SYNCI}	-50% and $+10%$ relative to set switching frequency (f _s), while in DCM operating mode only. ^{[c] [f]}	250		550	kHz
SYNCI Threshold	V_{SYNCI}			2.5		V
		Synchronization Output (SYNCO)				
SYNCO High	V _{SYNCO_HI}	Source 1mA	4.5			V
SYNCO Low	V_{SYNCO_LO}	Sink 1mA			0.5	V
SYNCO Rise Time	t _{SYNCO_RT}	20pF load		10		ns
SYNCO Fall Time	t _{SYNCO_FT}	20pF load		10		ns
		Soft Start, Tracking and Error Amplifier				
TRK Active Range (Nominal)	V_{TRK}		0		1.4	V
TRK Enable Threshold	V_{TRK_OV}		20	40	60	mV
TRK to EAIN Offset	V_{EAIN_OV}		40	80	120	mV
Charge Current (Soft Start)	I _{TRK}		30	50	70	μΑ
Discharge Current (Fault)	I _{TRK_DIS}	$V_{TRK} = 0.5V$		8.7		mA
TRK Capacitance, Internal	C_{TRK_INT}			47		nF
Soft-Start Time	t _{ss}	$C_{TRK_EXT} = 0\mu F$	0.6	0.94	1.6	ms
Error Amplifier Trans-Conductance	GM_{EAO}	[b]		5.1		mS
PSM Skip Threshold	PSM _{SKIP}	[b]		0.6		V
EAIN Capacitance, Internal	C _{EAIN_INT}			56		pF
Error Amplifier Output Impedance	R _{OUT}	[b]	1			МΩ
Internal Compensation Capacitor	C _{HF}	[b]		56		pf
Internal Compensation Resistor	R_{ZI}	[b]		6		kΩ

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

[[]c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

^[g] Contact factory applications for array derating and layout best practices to minimize sharing errors.




Figure 1 — System efficiency, nominal trim, board temperature = 25°C




Figure 2 — System efficiency, low trim, board temperature = 25°C




Figure 3 — System efficiency, high trim, board temperature = 25°C




Figure 4 — System power dissipation, nominal trim, board temperature = 25°C




Figure 5 — System power dissipation, low trim, board temperature = 25°C




Figure 6 — System power dissipation, high trim, board temperature = 25°C




Figure 7 — System efficiency, nominal trim, board temperature = 100°C




Figure 8 — System efficiency, low trim, board temperature = 100°C




Figure 9 — System efficiency, high trim, board temperature = 100°C




Figure 10 — System power dissipation, nominal trim, board temperature = 100°C




Figure 11 — System power dissipation, low trim, board temperature = 100°C




Figure 12 — System power dissipation, high trim, board temperature = 100°C




Figure 13 — System efficiency, nominal trim, board temperature = −40°C




Figure 14 — System efficiency, low trim, board temperature = −40°C




Figure 15 — System efficiency, high trim, board temperature = -40°C




Figure 16 — System power dissipation, nominal trim, board temperature = −40°C




Figure 17 — System power dissipation, low trim, board temperature = -40°C




Figure 18 — System power dissipation, high trim, board temperature = -40°C




Figure 19 — Transient response: 50% to 100% load, at 1A/μs. Nominal line, nominal trim, $C_{OUT} = 8 \times 100 \mu F$ ceramic




Figure 20 — Output voltage ripple: nominal line, nominal trim, 100% load, $C_{OUT} = 8 \times 100 \mu F$ ceramic




Figure 21 — Switching frequency vs. load, nominal trim




Figure 22 — Output short circuit, nominal line




Figure 23 — Output voltage ripple: nominal line, nominal trim, 50% load, $C_{OUT} = 8 \times 100 \mu F$ ceramic




Figure 24 — System thermal specified operating area: Max I_{OUT} at nominal trim vs. temperature at locations noted






Figure 25 — Output current vs. V_{EAO} , nominal trim




Figure 26 — Small signal modulator gain vs. V_{EAO} , nominal trim




Figure 27 — r_{EQ_OUT} vs V_{EAO} , nominal trim




Figure 28 — Start up from V_{IN} applied, nominal line, nominal trim, typical timing, PI3523




Figure 29 — Start up from EN, V_{IN} pre-applied, nominal line, nominal trim, typical timing, PI3523

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Input Specifications				
Input Voltage	V _{IN_DC}		30	48	60	V
Input Current	I _{IN_DC}	$V_{IN} = 48V$, $T_{CASE} = 25$ °C, $I_{OUT} = 20A$		2.28		А
Input Current At Output Short (fault condition duty cycle)	I _{IN_Short}	Short at terminals		2.3		mA
Input Quiescent Current	I_{Q_VIN}	Disabled		0.75	1.2	mA
Input Quiescent Current	I_{Q_VIN}	Enabled, no load, T _{CASE} = 25°C		2.5		mA
Input Voltage Slew Rate	V _{IN_SR}				1	V/µs
Input capacitance, Internal	C _{IN_INT}	Effective value $V_{IN} = 48V$, 25°C		0.50		μF
		Output Specifications			I	T T
EAIN Voltage Total Regulation	V _{EAIN}	[b]	0.975	0.990	1.005	V
Output Voltage Trim Range	V _{OUT_DC}	[b] [c]	4.0	5.0	6.5	V
Line Regulation	$\Delta V_{OUT} / \Delta V_{IN}$	At 25°C, 30V < V _{IN} < 60V		0.10		%
Load Regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	At 25°C, 2A < I _{OUT} < 20A		0.10		%
Output Voltage Ripple	V _{OUT_AC}	$I_{OUT} = 20A$, $C_{OUT} = 12 \times 47 \mu F$, $20MHz BW$ ^[d]		75		mVp-p
Output Current	I _{OUT_DC}	[e]	0		20	А
Current Limit	I _{OUT_CL}	Typical current limit based on nominal 230nH inductor.		23		А
Maximum Array Size	N _{PARALLEL}	[b]			3	Modules
Output Current, array of 2	I _{OUT_DC_ARRAY2}	Total array capability, [b] see applications section for details	0		[g]	А
Output Current, array of 3	I _{OUT_DC_ARRAY3}	Total array capability, ^[b] see applications section for details	0		[g]	А
		Protection				
Input IIVI O Start Throshold	\/	Trotection		27.0	29.1	V
Input UVLO Start Threshold	V _{UVLO_START}		1 66	2.08		V
Input UVLO Stop Hysteresis	V _{UVLO_HYS}		1.66		2.50	
Input UVLO Response Time	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		63	1.25		μs
Input OVLO Stop Threshold	V _{OVLO}		62	64.3	4.55	V
Input OVLO Start Hysteresis	V _{OVLO_HYS}	Hysteresis active when OVLO present for at least $t_{\text{FR_DLY}}$	0.90	1.17	1.60	V
Input OVLO Response Time	t _f			1.25		μs
Output Overvoltage Protection, Relative	V _{OVP_REL}	Above set V _{OUT}		20		%
Output Overvoltage Protection, Absolute	V _{OVP_ABS}		6.7	7.5		V

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

[[]c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

 $^{^{[\}mathrm{e}]}$ Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

[[]g] Contact factory applications for array derating and layout best practices to minimize sharing errors.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Timing				
Switching Frequency	f _s	^[f] While in Discontinuous Conduction Mode (DCM) only, SYNCI grounded	564	600	636	kHz
Fault Restart Delay	t _{FR_DLY}			30		ms
		Synchronization Input (SYNCI)				
Synchronization Frequency Range	f _{SYNCI}	-50% and $+10%$ relative to set switching frequency (f _s), while in DCM operating mode only. ^{[c] [f]}	300		660	kHz
SYNCI Threshold	V _{SYNCI}			2.5		V
		Synchronization Output (SYNCO)				
SYNCO High	V _{SYNCO_HI}	Source 1mA	4.5			V
SYNCO Low	V _{SYNCO_LO}	Sink 1mA			0.5	V
SYNCO Rise Time	t _{SYNCO_RT}	20pF load		10		ns
SYNCO Fall Time	t _{SYNCO_FT}	20pF load		10		ns
		Soft Start, Tracking and Error Amplifier				
TRK Active Range (Nominal)	V_{TRK}		0		1.4	V
TRK Enable Threshold	V_{TRK_OV}		20	40	60	mV
TRK to EAIN Offset	V_{EAIN_OV}		40	80	120	mV
Charge Current (Soft Start)	I _{TRK}		30	50	70	μΑ
Discharge Current (Fault)	I _{TRK_DIS}	$V_{TRK} = 0.5V$		8.7		mA
TRK Capacitance, Internal	C _{TRK_INT}			47		nF
Soft-Start Time	t _{ss}	$C_{TRK_EXT} = 0\mu F$	0.6	0.94	1.6	ms
Error Amplifier Trans-Conductance	GM_{EAO}	[b]		7.6		mS
PSM Skip Threshold	PSM _{SKIP}	[b]		0.8		V
EAIN Capacitance, Internal	C _{EAIN_INT}			56		pF
Error Amplifier Output Impedance	R _{OUT}	[b]	1			ΜΩ
Internal Compensation Capacitor	C _{HF}	[b]		56		pf
Internal Compensation Resistor	R _{ZI}	[b]		5		kΩ

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3 " dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

[[]c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

^[g] Contact factory applications for array derating and layout best practices to minimize sharing errors.




Figure 30 — System efficiency, nominal trim, board temperature = 25°C




Figure 31 — System efficiency, low trim, board temperature = 25°C




Figure 32 — System efficiency, high trim, board temperature = 25°C




Figure 33 — System power dissipation, nominal trim, board temperature = 25°C




Figure 34 — System power dissipation, low trim, board temperature = 25°C




Figure 35 — System power dissipation, high trim, board temperature = 25°C






Figure 36 — System efficiency, nominal trim, board temperature = 90°C




Figure 37 — System efficiency, low trim, board temperature = 90°C




Figure 38 — System efficiency, high trim, board temperature = 90°C




Figure 39 — System power dissipation, nominal trim, board temperature = 90°C




Figure 40 — System power dissipation, low trim, board temperature = 90°C




Figure 41 — System power dissipation, high trim, board temperature = 90°C






Figure 42 — System efficiency, nominal trim, board temperature = −40°C




Figure 43 — System efficiency, low trim, board temperature = -40°C




Figure 44 — System efficiency, high trim, board temperature = -40°C




Figure 45 — System power dissipation, nominal trim, board temperature = −40°C




Figure 46 — System power dissipation, low trim, board temperature = -40°C




Figure 47 — System power dissipation, high trim, board temperature = -40°C






Figure 48 — Transient response: 50% to 100% load, at 1A/ μ s. Nominal line, nominal trim, $C_{OUT} = 12 \times 47 \mu F$ ceramic




Figure 49 — Output voltage ripple: nominal line, nominal trim, 100% load, $C_{OUT} = 12 \times 47 \mu F$ ceramic




Figure 50 — Switching frequency vs. load, nominal trim




Figure 51 — Output short circuit, nominal line




Figure 52 — Output voltage ripple: nominal line, nominal trim, 50% load, $C_{OUT} = 12 \times 47 \mu F$ ceramic




Figure 53 — System thermal specified operating area: Max I_{OUT} at nominal trim vs. temperature at locations noted






Figure 54 — Output current vs. V_{EAO} , nominal trim




Figure 55 — Small signal modulator gain vs. V_{EAO} , nominal trim




Figure 56 — $r_{EQ\ OUT}$ vs V_{EAO} , nominal trim




Figure 57 — Start up from V_{IN} applied, nominal line, nominal trim, typical timing, PI3525




Figure 58 — Start up from EN, V_{IN} pre-applied, nominal line, nominal trim, typical timing, PI3525

Parameter	Symbol	Conditions		Тур	Max	Unit
		Input Specifications				
Input Voltage	V _{IN_DC}		30	48	60	V
Input Current	I _{IN_DC}	$V_{IN} = 48V$, $T_{CASE} = 25$ °C, $I_{OUT} = 18A$		4.68		А
Input Current At Output Short (fault condition duty cycle)	I _{IN_Short}	Short at terminals		4.5		mA
Input Quiescent Current	I_{Q_VIN}	Disabled		0.75	1.2	mA
Input Quiescent Current	I _{Q_VIN}	Enabled, no load, $T_{CASE} = 25$ °C		3.2		mA
Input Voltage Slew Rate	V_{IN_SR}				1	V/µs
Input capacitance, Internal	C _{IN_INT}	Effective value $V_{IN} = 48V$, 25°C		0.50		μF
		Output Specifications				
EAIN Voltage Total Regulation	V _{EAIN}	[b]	0.975	0.990	1.005	V
Output Voltage Trim Range	V _{OUT DC}	[b] [c]	6.5	12	14	V
Line Regulation	$\Delta V_{OUT} / \Delta V_{IN}$	At 25°C, 30V < V _{IN} < 60V		0.10		%
Load Regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	At 25°C, 2A < I _{OUT} < 20A		0.10		%
Output Voltage Ripple	V _{OUT_AC}	I _{OUT} = 18A, C _{OUT} = 8 x 10μF, 20MHz BW ^[d]		240		mVp-p
Output Current	I _{OUT_DC}	[e]	0		18	А
Current Limit	I _{OUT CL}	Typical current limit based on nominal 480nH inductor.		20.7		А
Maximum Array Size	N _{PARALLEL}	[b]			3	Modules
Output Current, array of 2	I _{OUT DC ARRAY2}	Total array capability, [b] see applications section for details	0		[g]	А
Output Current, array of 3	I _{OUT_DC_ARRAY3}	Total array capability, ^[b] see applications section for details	0		[g]	А
		Protection				
Input UVLO Start Threshold	V _{UVLO_START}	Trocection		27	29.1	V
Input UVLO Stop Hysteresis	VUVLO_START VUVLO_HYS		1.66	2.08	2.50	V
Input UVLO Response Time	* UVLO_HYS		1.00	1.25	2.30	μs
Input OVLO Stop Threshold	V _{OVLO}		62	64.3		V
Input OVLO Start Hysteresis	V _{OVLO_HYS}	Hysteresis active when OVLO present for at least t _{FR DIY}	0.90	1.17	1.60	V
Input OVLO Response Time	t _f	, at least the DLY		1.25	1.00	μs
Output Overvoltage Protection, Relative	V _{OVP_REL}	Above set V _{OUT}		20		%
Output Overvoltage Protection, Absolute	V _{OVP_ABS}		14.6	15.7		V

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

[[]g] Contact factory applications for array derating and layout best practices to minimize sharing errors.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit			
Timing									
Switching Frequency	f _s	^[f] While in DCM operating mode only, SYNCI grounded	658	700	742	kHz			
Fault Restart Delay	t _{FR_DLY}			30		ms			
		Synchronization Input (SYNCI)							
Synchronization Frequency Range f_{SYNCI} -50% and +10% relative to set switching frequency (f _S), while in DCM operating mode only. [c] [f]		350		770	kHz				
SYNCI Threshold	V_{SYNCI}			2.5		V			
		Synchronization Output (SYNCO)							
SYNCO High	V _{SYNCO_HI}	Source 1mA	4.5			V			
SYNCO Low	V _{SYNCO_LO}	Sink 1mA			0.5	V			
SYNCO Rise Time	t _{SYNCO_RT}	20pF load		10		ns			
SYNCO Fall Time	t _{SYNCO_FT}	20pF load		10		ns			
		Soft Start, Tracking and Error Amplifier							
TRK Active Range (Nominal)	V_{TRK}		0		1.4	V			
TRK Enable Threshold	V_{TRK_OV}		20	40	60	mV			
TRK to EAIN Offset	V_{EAIN_OV}		40	80	120	mV			
Charge Current (Soft Start)	I _{TRK}		30	50	70	μΑ			
Discharge Current (Fault)	I _{TRK_DIS}	$V_{TRK} = 0.5V$		8.7		mA			
TRK Capacitance, Internal	C _{TRK_INT}			47		nF			
Soft-Start Time	t _{SS}	$C_{TRK_EXT} = 0\mu F$	0.6	0.94	1.6	ms			
Error Amplifier Trans-Conductance	GM _{EAO}	[b]		7.6		mS			
PSM Skip Threshold	PSM _{SKIP}	[b]		0.8		V			
EAIN Capacitance, Internal	C _{EAIN-INT}			56		pF			
Error Amplifier Output Impedance	R _{OUT}	[b]	1			ΜΩ			
Internal Compensation Capacitor	C _{HF}	[b]		56		pf			
Internal Compensation Resistor	R_{ZI}	[b]		5		kΩ			

[[]a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI352x-00 evaluation board with 3 x 3" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



[[]b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

^[c] Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[[]d] Refer to Output Ripple plots.

[[]e] Refer to Load Current vs. Ambient Temperature curves.

^[f] Refer to Switching Frequency vs. Load current curves.

^[9] Contact factory applications for array derating and layout best practices to minimize sharing errors.




Figure 59 — System efficiency, nominal trim, board temperature = 25°C




Figure 60 — System efficiency, low trim, board temperature = 25°C




Figure 61 — System efficiency, high trim, board temperature = 25°C




Figure 62 — System power dissipation, nominal trim, board temperature = 25°C



Figure 63 — System power dissipation, low trim, board temperature = 25°C




Figure 64 — System power dissipation, high trim, board temperature = 25°C






Figure 65 — System efficiency, nominal trim, board temperature = 100°C




Figure 66 — System efficiency, low trim, board temperature = 100°C




Figure 67 — System efficiency, high trim, board temperature = 100°C




Figure 68 — System power dissipation, nominal trim, board temperature = 100°C




Figure 69 — System power dissipation, low trim, board temperature = 100°C




Figure 70 — System power dissipation, high trim, board temperature = 100°C




Figure 71 — System efficiency, nominal trim, board temperature = −40°C




Figure 72 — System efficiency, low trim, board temperature = -40°C




Figure 73 — System efficiency, high trim, board temperature = -40°C




Figure 74 — System power dissipation, nominal trim, board temperature = −40°C




Figure 75 — System power dissipation, low trim, board temperature = -40°C




Figure 76 — System power dissipation, high trim, board temperature = -40°C




Figure 77 — Transient response: 50% to 100% load, at 1A/ μ s. nominal line, nominal trim, $C_{OUT} = 8 \times 10 \mu$ F ceramic




Figure 78 — Output voltage ripple: nominal line, nominal trim, 100% load, $C_{OUT} = 8 \times 10 \mu F$ ceramic




Figure 79 — Switching frequency vs. load, nominal trim




Figure 80 — Output short circuit, nominal line




Figure 81 — Output voltage ripple: nominal line, nominal trim, 50% load, $C_{OUT} = 8 \times 10 \mu F$ ceramic




Figure 82 — System thermal specified operating area: max I_{OUT} at nominal trim vs. temperature at locations noted






Figure 83 — Output current vs. V_{EAO} , nominal trim




Figure 84 — Small signal modulator gain vs. V_{EAO} , nominal trim




Figure 85 — $r_{EQ OUT}$ vs V_{EAO} , nominal trim




Figure 86 — Start up from V_{IN} applied, nominal line, nominal trim, typical timing, PI3526




Figure 87 — Start up from EN, V_{IN} pre-applied, nominal line, nominal trim, typical timing, PI3526

Functional Description

The PI352x-00 is a family of highly integrated ZVS Buck regulators. The PI352x-00 has an output voltage that can be set within a prescribed range shown in Table 1. Performance and maximum output current are characterized with a specific external power inductor (see Table 3).




Figure 88 — ZVS buck with required components

For basic operation, Figure 88 shows the connections and components required. No additional design or settings are required.

ENABLE (EN)

EN is the enable pin of the converter. The EN Pin is referenced to SGND and permits the user to turn the regulator on or off. The EN default polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the converter output is enabled. Pulling EN pin below $V_{\text{EN_LO}}$ with respect to SGND will disable the regulator output.

Remote Sensing

If remote sensing is required, the PI352x-00 product family is equipped with a general purpose op-amp. This amplifier can allow full differential remote sense by configuring it as a differential follower and connecting the VDIFF pin to the EAIN pin.

Soft Start

The PI352x-00 includes an internal soft-start capacitor to control the rate of rise of the output voltage. See the Electrical Characteristics Section for the default value. Connecting an external capacitor from the TRK pin to SGND will increase the start-up ramp period. See, "Soft Start Adjustment and Track," in the Applications Description section for more details.

Output Voltage Selection

The PI352x-00 output voltage is set with REA1 and REA2 as shown in Figure 88. Table 1 defines the allowable operational voltage ranges for the PI352x-00 family. Refer to the Output Voltage Set Point Application Description for details.

Device	Output Voltage				
Device	Nominal	Range			
PI3523-00	3.3V	2.2 – 4.0V			
PI3525-00	5.0V	4.0 – 6.5V			
PI3526-00	12V	6.5 – 14V			

Table 1 — PI352x-00 family output voltage ranges

Output Current Limit Protection

The PI352x-00 has a current limit protection, which prevents the output from sourcing current higher than the regulator's maximum rated current. If the output current exceeds the Current Limit (I_{OUT_CL}) for 1024µs, a slow current limit fault is initiated and the regulator is shutdown which eliminates output current flow. After Fault Restart Delay (t_{FR_DLY}), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

The PI352x-00 also has short circuit protection which can immediately stop switching to protect against catastrophic failure of an external component such as a saturated inductor. If short circuit protection is triggered the PI352x-00 will complete the current cycle and stop switching. The module will attempt to soft start after Fault Restart Delay (t_{FR_DLY}).

Input Undervoltage Lockout

If $V_{\rm IN}$ falls below the input Undervoltage Lockout (UVLO) threshold, but remains high enough to power the internal bias supply, the PI352x-00 will complete the current cycle and stop switching. The system will soft start once the input voltage is reestablished and after the Fault Restart Delay.



Input Overvoltage Lockout

If $V_{\rm IN}$ exceeds the input Overvoltage Lockout (OVLO) threshold ($V_{\rm OVLO}$), while the controller is running, the PI352x-00 will complete the current cycle and stop switching. If $V_{\rm IN}$ remains above OVLO for at least $t_{\rm FR_DLY}$, then the input voltage is considered reestablished once $V_{\rm IN}$ goes below $V_{\rm OVLO}-V_{\rm OVLO_HYS}$. If $V_{\rm IN}$ goes below OVLO before $t_{\rm FR_DLY}$ elapses, then the input voltage is considered reestablished once $V_{\rm IN}$ goes below $V_{\rm OVLO}$. The system will soft start once the input voltage is reestablished and after the Fault Restart Delay.

Output Overvoltage Protection

The PI352x-00 family is equipped with output Overvoltage Protection (OVP) to prevent damage to input voltage sensitive devices. If the output voltage exceeds $V_{\text{OVP-REL}}$ or $V_{\text{OVP-ABS}}$, the regulator will complete the current cycle and stop switching. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.

Overtemperature Protection

The PI352x-00 features an over temperature protection (OTP), which will not engage until after the product is operated above the maximum rated temperature. The OTP circuit is only designed to protect against catastrophic failure due to excessive temperatures and should not be relied upon to ensure the device stays within the recommended operating temperature range. Thermal shutdown terminates switching and discharges the soft-start capacitor. The PI352x-00 will restart after the excessive temperature has decreased by 30°C

Pulse Skip Mode (PSM)

PI352x-00 features a Pulse Skip Mode (PSM) to achieve high efficiency at light loads. The regulators are setup to skip pulses if EAO falls below a PSM threshold (PSM_{SKIP}). Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave PSM once the EAO rises above the Pulse Skip Mode threshold.

Variable Frequency Operation

Each PI352x-00 is preprogrammed to a base operating frequency, with respect to the power stage inductor (see Table 2), to operate at peak efficiency across line and load variations. At low line and high load applications, the base frequency will decrease to accommodate these extreme operating ranges. By stretching the frequency, the ZVS operation is preserved throughout the total input line voltage range therefore maintaining optimum efficiency.

Thermal Characteristics

Figure 89(a) and 89(c) thermal impedance models that can predict the maximum temperature of the hottest component for a given operating condition. This model assumes that all customer PCB connections are at one temperature, which is PCB equivalent Temperature T_{PCB} °C.

The SiP model can be simplified as shown in Figure 89(b). which assumes all PCB nodes are at the same temperature.






Figure 89 — Pl352x-00 thermal model (a), SiP simplified version (b) and inductor thermal model (c)

Where the symbol in Figure 89(a) and (b) is defined as the following:

$\theta_{INT-TOP}$	the thermal impedance from the hottest component inside the SiP to the top side
$\theta_{INT-PCB}$	the thermal impedance from the hottest component inside the SiP to the customer PCB, assuming all pins are at one temperature.
$\theta_{INT-VIN}$	the thermal impedance from the hottest component inside the SiP to the circuit board VIN pads.
$\theta_{INT-VS1}$	the thermal impedance from the hottest component inside the SiP to the circuit board VS1 pads.
θ _{INT-PGND1}	the thermal impedance from the hottest component inside the SiP to the circuit board at the PGND1 pads. PGND1 is pins 12A-K.
θ _{INT-PGND2}	the thermal impedance from the hottest component inside the SiP to the circuit board at the PGND2 pads . PGND2 is pins 2F-J, 3F-J, 4C-J, 5B-J and 6C-K.
$\theta_{INT\text{-SGND}}$	the thermal impedance from the hottest component inside the SiP to the circuit board at the SGND pads.

Where the symbol in Figure 89(c) is defined as the following:

$\theta_{INT-TOP}$	the thermal impedance from the hot spot to the top surface of the core.
$\theta_{INT-BOT}$	the thermal impedance from the hot spot to the bottom surface of the core.
$\theta_{INT-TAB}$	the thermal impedance from the hot spot to the metal mounting tab on the core body, if applicable.
$\theta_{INT\text{-LEAD1}}$	the thermal impedance from the hot spot to one of the mounting leads. Since the leads are the same thermal impedance, there is no need to specify by explicit pin number.
$\theta_{INT\text{-LEAD2}}$	the thermal impedance from the hot spot to the other mounting lead.

The following equation can predict the junction temperature based on the heat load applied to the SiP and the known ambient conditions with the simplified thermal circuit model:

$$T_{INT} = \frac{PD + \frac{T_{TOP}}{\theta_{INT-TOP}} + \frac{T_{PCB}}{\theta_{INT-PCB}}}{\frac{1}{\theta_{INT-PCB}} + \frac{1}{\theta_{INT-PCB}}}$$
(1)

Product	Simplified SiP t Thermal Impedances		Detailed SiP Thermal Impedances					
System	^θ INT-TOP (°C / W)	^θ INT-PCB (° C / W)	^θ INT-TOP (°C / W)	^θ ιντ-νιν (°C / W)	^θ INT-VS1 (°C / W)	θ _{INT-PGND1} (°C / W)	θ _{INT-PGND2} (°C / W)	^θ INT-SGND (°C / W)
PI3523-00	70	0.98	70	3.4	1.7	9.8	27	87
PI3525-00	69	1.5	69	3.3	3.8	23	20	59
PI3526-00	110	1.8	110	3.4	5.8	24	27	86

Table 2 — PI352x-00 SiP Thermal Impedance

Product	Inductor Part	Effective Thermal Impedances				
System Number		θ _{INT-TOP} (°C / W)	$\theta_{\text{INT-LEAD1, }}\theta_{\text{INT-LEAD2}}$ (°C / W)	^θ інт-воттом (°C / W)	θ _{INT-TAB} (°C / W)	
PI3523-00	FP2207R1-R230-R	11	9.4	6.9	n/a	
PI3525-00	FP2207R1-R230-R	8.8	9.5	6.0	n/a	
PI3526-00	HCV1707R1-R48-R	65	18	20	700	

Table 3 — Inductor effective thermal model parameters



SiP Power Dissipation as Percentage of Total System Losses




Figure 90 — PI3523-00




Figure 91 — PI3525-00




Figure 92 — PI3526-00

Application Description

Output Voltage Set Point

The PI352x-00 family of Buck Regulators utilizes V_{REF} , an internal reference for regulating the output voltage. The output voltage setting is accomplished using external resistors as shown in Figure 93. Select R2 to be at or around $1k\Omega$ for best noise immunity. Use Equations 2 and 3 to determine the proper value based on the desired output voltage.




Figure 93 — External resistor divider network

$$V_{OUT} = V_{REF} \bullet \frac{R1 + R2}{R2} \tag{2}$$

$$R1 = R2 \bullet \frac{V_{OUT} - V_{REF}}{V_{RFF}} \tag{3}$$

where
$$V_{REF} = V_{EAIN}$$

Note: When using the above method of trimming by adjusting the value of R1, the compensation of the control loops is modified and additional Cout may be needed depending on the model. When the PI3526-00-LGIZ is trimmed below 10V, the effective C_{OUT} must be at least $120\mu F$, including tolerance and voltage coefficient.

Soft Start Adjust and Tracking

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an internal capacitor and a fixed charge current to provide a Soft-Start Time t_{SS} for all PI352x-00 regulators. By adding an additional external capacitor to the TRK pin, the soft-start time can be increased further. The following equation can be used to calculate the proper capacitor for a desired soft-start time in excess of t_{SS} :

$$C_{TRK} = (t_{TRK} \bullet I_{TRK}) - C_{TRK\ INT}$$
 (4)

where t_{TRK} is the soft-start time and l_{TRK} is a 50 μ A internal charge current (see Electrical Characteristics for limits).

In applications such as battery or super-capacitor charging where the load is pre-biased, the PI352x-00 can start into output voltages up to the externally applied trim set point, or

the minimum absolute OVP, provided the value does not exceed 6V. For start up into loads which are pre-biased above 6V, an ORing FET or equivalent sub-circuit is required to decouple the buck output from the load during start up. In any application with a CV type load, the regulator must be configured in a constant-current mode of operation; the built-in current limit is a fault protection only.

There is typically either proportional or direct tracking implemented within a design. For proportional tracking between several regulators at start up, simply connect all PI352x-00 device TRK pins together. This type of tracking will force all connected regulators to start up and reach regulation at the same time (see Figure 94a).




Figure 94 — PI352x-00 tracking responses

For Direct Tracking, choose the PI352x-00 with the highest output voltage as the parent and connect the parent to the TRK pin of the other PI352x-00 regulators through a divider (Figure 95) with the same ratio as the child's feedback divider.




Figure 95 — Voltage divider connections for direct tracking

All connected PI352x-00 regulator soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 94b. All tracking regulators should have their Enable (EN) pins connected together to work properly.

Inductor Pairing

The PI352x-00 utilizes an external inductor. This inductor has been optimized for maximum efficiency performance. Product specifications are guaranteed by use of the specific, approved inductor(s) listed in the inductor pairing table. Use of any other inductor shall void product specifications and warranty.

Table 4 details the specific inductor value and part number utilized for each PI352x-00.

Product System	Value (nH)	MFR	Part Number	Max Operating Temp (°C)
PI3523	230	Eaton	FP2207R1-R230-R	125
F13323	230	Pulse	PA4792.231HLT	125
PI3525	230	Eaton	FP2207R1-R230-R	125
P13323		Pulse	PA4792.231HLT	125
PI3526	480	Eaton	HCV1707R1-R48-R	125
		Pulse	PA5120.481NLT	125

Table 4 — PI352x-00 inductor pairing

The same inductor model may have different effective thermal impedances, depending on the model ZVS Buck paired with it. The thermal impedances are used in a virtual model of the inductor to estimate the maximum temperature, and the location of the maximum temperature may vary depending on the ZVS Buck model that the inductor is used with. This is because the effective thermal impedances are not only based on the geometry and materials used in the inductor, but include how the inductor power dissipation is distributed among core losses, DC copper losses, and AC copper losses. This distribution is dependent on the ZVS buck model that uses the inductor.




Figure 96 — PI352x-00 parallel operation

Parallel Operation

Multiple PI352x-00 can be connected in parallel to increase the output capability of a single output rail. When connecting modules in parallel, each EAO, TRK, and EN pin should be connected together. EAIN pins should remain separated, each with an REA1 and REA2, to reject noise differences between different modules' SGND pins. Current sharing will occur automatically in this manner so long as each inductor is the same value. Refer to the Electrical Characteristics table for maximum array size and array rated output current. Current sharing may be considered independent of synchronization and/or interleaving. Modules do not have to be interleaved or synchronized to share current.

Due to the high output current capability of a single module and Critical Conduction Mode (CrCM) occurring at approximately 50% rated load, interleaving is not supported.

Use of the PI352x-00 SYNCI pin is practical only under a limited set of conditions. Synchronizing to another converter or to a fixed external clock source can result in a significant reduction in output power capability or higher than expected ripple.

Filter Considerations

The PI352x-00 requires low- impedance ceramic input capacitors (X7R/X5R or equivalent) to ensure proper start up and high-frequency decoupling for the power stage. The PI352x-00 will draw nearly all of the high-frequency current from the low-impedance ceramic capacitors when the main high-side MOSFET(s) are conducting. During the time the MOSFET(s) are off, the input capacitors are replenished from the source. Table 6 shows the recommended input and output capacitors to be used for the PI352x-00 as well as per capacitor RMS ripple current and the input and output ripple voltages. Table 5 lists the recommended input and output ceramic capacitors manufacturer and part numbers. It is very important to verify that the voltage supply source as well as the interconnecting lines are stable and do not oscillate.

Input Filter Case 1 — Inductive source and local, external, input decoupling capacitance with negligible ESR (i.e., ceramic type):

The voltage source impedance can be modeled as a series R_{LINE} L_{LINE} circuit. The high performance ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$R_{LINE} > \frac{L_{LINE}}{\left(C_{IN_INT} + C_{IN_EXT}\right) \cdot \left|r_{EQ_IN}\right|} \tag{5}$$

$$R_{LINE} << |r_{EO\ IN}| \tag{6}$$

Where r_{EQ_IN} can be calculated by dividing the lowest line voltage by the full load input current. It is critical that the line source impedance be at least an octave lower than the converter's dynamic input resistance, Equation 6. However, R_{LINE} cannot be made arbitrarily low otherwise Equation 5 is violated and the system will show instability, due to an under-damped RLC input network.

Input Filter case 2 — Inductive source and local, external input decoupling capacitance with significant $R_{C_{\text{IN_EXT}}}$ ESR (i.e., electrolytic type):

In order to simplify the analysis in this case, the voltage source impedance can be modeled as a simple inductor $L_{\rm LINF}$.

Notice that the high performance ceramic capacitors $C_{\text{IN_INT}}$ within the PI352x-00 should be included in the external electrolytic capacitance value for this purpose. The stability criteria will be:

$$\left| r_{EO_IN} \right| > R_{C_{IN_EXT}} \tag{7}$$

$$\frac{L_{LINE}}{C_{IN_INT} \cdot R_{C_{IN_EXT}}} < |r_{EQ_IN}| \tag{8}$$

Equation 8 shows that if the aggregate ESR is too small – for example by using very high quality input capacitors ($C_{\text{IN_EXT}}$) – the system will be under-damped and may even become destabilized. As noted, an octave of design margin in satisfying Equation 7 should be considered the minimum. When applying an electrolytic capacitor for input filter damping the ESR value must be chosen to avoid loss of converter efficiency and excessive power dissipation in the electrolytic capacitor.

VDR Bias Regulator

The VDR internal bias regulator is a ZVS switching regulator that resides internal to the PI352x-00 SiP. It is intended primarily to power the internal controller and driver circuitry. The power capability of this regulator is sized for the PI352x-00, with adequate reserve for the application it was intended for.

It may be used for as a pull-up source for open collector applications and for other very low power uses with the following restrictions:

1. The total external loading on VDR must be less than I_{VDR} .

- 2. No direct connection is allowed. Any noise source that can disturb the VDR voltage can also affect the internal controller operation. A series impedance is required between the VDR pin and any external circuitry.
- **3.** All loads must be locally decoupled using a $0.1\mu F$ ceramic capacitor. This capacitor must be connected to the VDR output through a series resistor no smaller than $1k\Omega$, which forms a low-pass filter.

Additional System Design Considerations

- **1.** Inductive loads: As with all power electronic applications, consideration must be given to driving inductive loads that may be exposed to a fault in the system which could result in consequences beyond the scope of the power supply primary protection mechanisms. An inductive load could be a filter, fan motor or even excessively long cables. Consider an instantaneous short circuit through an undamped inductance that occurs when the output capacitors are already at an initial condition of fully charged. The only thing that limits the current is the inductance of the short circuit and any series resistance. Even if the power supply is off at the time of the short circuit, the current could ramp up in the external inductor and store considerable energy. The release of this energy will result in considerable ringing, with the possibility of ringing nodes connected to the output voltage below ground. The system designer should plan for this by considering the use of other external circuit protection such as load switches, fuses, and transient voltage protectors. The inductive filters should be critically damped to avoid excessive ringing or damaging voltages. Adding a high current Schottky diode from the output voltage to PGND close to the PI352x-00 is recommended for these applications.
- 2. Low voltage operation: There is no isolation from an SELV (Safety-Extra-Low-Voltage) power system. Powering low voltage loads from input voltages as high as 60V may require additional consideration to protect low voltage circuits from excessive voltage in the event of a short circuit from input to output. A fast TVS (transient voltage suppressor) gating an external load switch is an example of such protection.

Manufacturer	Part Number	Value	Description
Murata	GRM32EC80J107ME20	100µF	100μF 6.3V 1210 X6S
Murata	GRM32ER71A476KE15	47μF	47μF 10V 1210 X7R
Murata	GRM32ER72A225KA35	2.2μF	2.2µF 100V 1210 X7R
Murata	GRM32DR71E106MA12	10μF	10μF 25V 1210 X7R

Table 5 — Recommended input and output capacitor components

Product	Load Current (A)	C _{IN}	C _{OUT}	C _{IN} Ripple Current (I _{RMS})	C _{OUT} Ripple Current (I _{RMS})	V _{IN} Ripple (mVpp)	V _{OUT} Ripple (mVpp)	Load Step (% Rating) (1A/µs)	Transient Deviation Excluding Ripple (mVpk)	V _{OUT} Recovery Time (μs)
PI3523-00	22	10 x 2.2μF	8 x 100μF	7.3	16.1	900	75	50 – 100	110	<80
PI3525-00	20	10 x 2.2μF	12 x 47μF	8.0	14	960	75	50 – 100	160	<80
PI3526-00	18	10 x 2.2μF	8 x 10µF	10.1	11	700	210	50 – 100	260	<80

Table 6 — Recommended input and output capacitor quantity and performance at nominal line, nominal trim.

Layout Guidelines

To optimize maximum efficiency and low-noise performance from a PI352x-00 design, layout considerations are necessary. Reducing trace resistance and minimizing high-current loop returns along with proper component placement will contribute to optimized performance.

A typical buck converter circuit is shown in Figure 97. The potential areas of high parasitic inductance and resistance are the circuit return paths, shown as LR below.




Figure 97 — Typical buck regulator

The path between the C_{OUT} and C_{IN} capacitors is of particular importance since the AC currents are flowing through both of them when Q1 is turned on. Figure 98, schematically, shows the reduced trace length between input and output capacitors. The shorter path lessens the effects that copper trace parasitics can have on the PI352x-00 performance.




Figure 98 — Current flow: Q1 closed

When Q1 is on and Q2 is off, the majority of C_{IN} 's current is used to satisfy the output load and to recharge the C_{OUT} capacitors. When Q1 is off and Q2 is on, the load current is supplied by the inductor and the C_{OUT} capacitor as shown in Figure 99. During this period C_{IN} is also being recharged by the V_{IN} . Minimizing C_{IN} loop inductance is important to reduce peak voltage excursions when Q1 turns off. Also, the difference in area between the C_{IN} loop and C_{OUT} loop is vital to minimize switching and GND noise.




Figure 99 — Current flow: Q2 closed

Figure 100 illustrates the tight path between C_{IN} and C_{OUT} (and V_{IN} and V_{OUT}) for the high AC return current. The PI352x-00 evaluation board uses a layout optimized for performance in this way.





Figure 100 — Recommended layout for optimized AC current within the SiP, inductor, and ceramic input and output capacitors


LGA Recommended PCB Footprint and Stencil



Recommended receiving footprint for $Pl352x-00\ 10\ x\ 14mm$ package. All pads should have a final copper size of $0.55\ x\ 0.55mm$, whether they are solder-mask defined or copper defined, on a $1\ x\ 1mm$ grid. All stencil openings are 0.45mm when using either a 5mil or 6mil stencil.



LGA Package Drawings



NOTES:

- 1. 'e' REPRESENTS THE BASIC TERMINAL PITCH. SPECIFIES THE GEOMETRIC POSITION OF THE TERMINAL AXIS.
- 2. DIMENSION 'b' APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.00mm AND 0.25mm FROM TERMINAL TIP.
- 3. DIMENSION 'A' INCLUDES PACKAGE WARPAGE.
- 4. EXPOSED METALLIZED PADS ARE CU PADS WITH SURFACE FINISH PROTECTION.
- 5. ALL DIMENSIONS ARE IN MM UNLESS OTHERWISE SPECIFIED.
- 6. ROHS COMPLIANT PER CST-0001 LATEST REVISION.

BB 10x14mm SiP						
DIMENSIONAL REFERENCES						
REF	MIN.	NOM.	MAX.			
Α	2.49	2.56	2.63			
A1		0.0				
A2	2.59					
Q	0.50	0.55	0.60			
L	0.50 0.55 0.60					
D	14.00 BSC					
Е	10.00 BSC					
D1	13.00 BSC					
E1	9.00 BSC					
е	1.00 BSC					
L1	.175 0.225 .275					

BB 10x14mm SiP				
DIMENSIONAL REFERENCES				
REF.	TOLERANCE OF FORM AND POSITION			
aaa	0.10			
bbb	0.10			
CCC	80.0			
ddd	0.10			
eee	0.08			

Revision History

Revision	Date	Description	Page Number(s)
1.0	01/20/17	Initial Release	n/a
1.1	02/21/17	Full data sheet release	All
1.2	03/01/17	Update Figures 1-18	10-12
1.3	06/06/17	Part number PI3526-00-LGIZ added Correct DIFF AMP Slew Rate Correct OVLO-Hyst specs Typo correction Update PI3525-00 System Thermal Specified Operating Area Update recommendations for Parallel Operation connections Table 6: clarify heading, update PI3525 typical performance	1-3, 15-22, 25-27, 30 7 8 9 13 28 29
1.4	09/07/17	Clarified conditions where PI3526 can start into prebiased V _{OUT} Clarified conditions for EN bias Part number PI3523-00-LGIZ added Simplified current limit specs Added new Figure 54 Updated inductor pairing	1, 34 7 8-15, 29, 32-33, 35-36 8, 15, 22 21 35
1.5	03/13/18	Updated features & benefits Corrected typo in ESD rating name Clarified block diagram Updated pin descriptions Updated package pinout Updated evaluation board size in note Added start-up wave forms (figures 28, 29, 57, 58, 86, 87) Corrected PI3526 OVP specification Corrected PI3526 –40°C system efficiency chart (figure 71) Updated output voltage selection description Updated Overtemperature Protection description Updated thermal model Updated mechanical drawings	1 3 4 5 6 7, 8, 9, 15, 16, 22, 23 14, 21, 28 22 26 29 30 31, 32 38, 39
1.6	11/05/18	Updated TRK to EAIN offset specs	9, 16, 23
1.7	04/13/20	Added PI3526-00-BGIZ part number and BGA mechanical drawings Added PI3525-00-LGIG part number Updated figures 57 and 58	1, 3, 40, 41 3 21
1.8	06/23/20	Updated to add recommended Pulse Electronics inductors	35
1.9	08/19/20	Updated terminology	34
2.0	05/10/21	Removed BGIZ option	1, 3
2.1	10/04/21	Revised inductor pairing information	35

Please note: Pages added in Revs 1.3, 1.4 and 1.7; pages removed in Rev 2.0.



Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/dc-dc-converters-board-mount/cool-power-pi33xx-and-pi34xx for the latest product information.

Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by U.S. Patents. Please see <u>www.vicorpower.com/patents</u> for the latest patent information.

Contact Us: http://www.vicorpower.com/contact-us

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2017 – 2021 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.

All other trademarks, product names, logos and brands are property of their respective owners.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by Vicor manufacturer:

Other Similar products are found below:

FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614

FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG

NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE#TRPBF

LTM4664EY#PBF LTM4668AIY#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004

MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B

U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z

MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+ MAX20408AFOC/VY+