
## IRL1630G

Vishay Siliconix



## **Power MOSFET**



PRODUCT SUMMA	RY	
V <sub>DS</sub> (V)	200	)
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 5.0 V$	0.40
Q <sub>g</sub> (Max.) (nC)	40	
Q <sub>gs</sub> (nC)	5.5	
Q <sub>gd</sub> (nC)	24	
Configuration	Sing	le

### **FEATURES**

- Isolated package
- High voltage isolation = 2.5 kV<sub>RMS</sub> (t = 60 s; f = 60 Hz)
- Sink to lead creepage distance = 4.8 mm
- Logic-level gate drive
- R<sub>DS(on)</sub> specified at V<sub>GS</sub> = 4 V and 5 V
- Fast switching
- Ease of paralleling
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

### DESCRIPTION

Third generation power MOSFETs from Vishay provides the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRLI630GPbF

ABSOLUTE MAXIMUM RATINGS T <sub>C</sub> :	= 25 °C, unle	ess otherwis	e noted		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V <sub>DS</sub>	200	V
Gate-source voltage			V <sub>GS</sub>	± 10	v
Continuous drain current		$T_{\rm C} = 25 \ ^{\circ}{\rm C}$ $T_{\rm C} = 100 \ ^{\circ}{\rm C}$		6.2	
	V <sub>GS</sub> at 5.0 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	3.9	А
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	25	
Linear derating factor				0.28	W/°C
Single pulse avalanche energy <sup>b</sup>			E <sub>AS</sub>	125	mJ
Repetitive avalanche current <sup>a</sup>			I <sub>AR</sub>	6.2	A
Repetitive avalanche energy <sup>a</sup>			E <sub>AR</sub>	3.5	mJ
Maximum power dissipation $T_{C} = 25 \ ^{\circ}C$			PD	35	W
Peak diode recovery dV/dt <sup>c</sup>			dV/dt	5.0	V/ns
Operating junction and storage temperature range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Soldering recommendations (peak temperature) <sup>d</sup>	For 10 s			300	
Mounting torque	6-32 or M3 screw			10	lbf ∙ in
Mounting torque				1.1	N · m

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b.  $V_{DD}$  = 25 V, starting T<sub>J</sub> = 25 °C, L = 2.4 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AS</sub> = 6.2 A (see fig. 12)

c.  $I_{SD} \le 9.0$  A, dl/dt  $\le 120$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C

d. 1.6 mm from case

S21-0473-Rev. B, 17-May-2021

1

Document Number: 91313



COMPLIANT



PARAMETER	SYMBOL	ТҮР		MAX.			UNIT	
Maximum junction-to-ambient		119	•	65				
Maximum junction-to-case (drain)	R <sub>thJA</sub>					°C/W		
Maximum junction-to-case (drain)	R <sub>thJC</sub>	- 3.6						
<b>SPECIFICATIONS</b> T <sub>J</sub> = 25 °C, u	nless otherwi	se noted						
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT
Static		•						
Drain-ssource breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 2	50 µA	200	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C,	I <sub>D</sub> = 1 mA	-	0.27	-	V/°C
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 2	250 μA	1.0	-	2.0	V
Gate-source leakage	I <sub>GSS</sub>	,	$V_{\rm GS} = \pm 10^{\circ}$	V	-	-	± 100	nA
7		V <sub>DS</sub> =	200 V, V <sub>GS</sub>	s = 0 V	-	-	25	<u> </u>
Zero gate voltage drain current	IDSS	V <sub>DS</sub> = 160 V	, V <sub>GS</sub> = 0 V	, T <sub>J</sub> = 125 °C	-	-	250	μA
	5	$V_{GS} = 5.0 \text{ V}$	I <sub>D</sub> :	= 3.7 A <sup>b</sup>	-	-	0.40	
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.0 V	I <sub>D</sub> :	= 3.1 A <sup>b</sup>	-	-	0.50	Ω
Forward transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	50 V, I <sub>D</sub> = \$	5.4 A <sup>b</sup>	4.8	-	-	S
Dynamic		•						
Input capacitance	Ciss		$V_{\rm ext} = 0.V$		-	1100	-	
Output capacitance	C <sub>oss</sub>		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V,		-	220	-	pF
Reverse transfer capacitance	C <sub>rss</sub>	f = 1.0 MHz, see fig. 5		-	70	-	1	
Total gate charge	Qg				-	-	40	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V		A, V <sub>DS</sub> = 160 V, J. 6 and 13 <sup>b</sup>	-	-	5.5	nC
Gate-drain charge	Q <sub>gd</sub>		See ng	J. 0 anu 13 -	-	_	24	
Turn-on delay time	t <sub>d(on)</sub>				-	8.0	-	
Rise time	t <sub>r</sub>		100 V, I <sub>D</sub> =		-	57	-	1
Turn-off delay time	t <sub>d(off)</sub>	$R_G = 6.0 \ \Omega, R_D = 11\Omega,$ see fig. 10 <sup>b</sup>		-	38	-	- ns	
Fall time	t <sub>f</sub>			-	33	-		
Internal drain inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-		
Internal source inductance	L <sub>S</sub>			-	7.5	-	nH	
Drain-Source Body Diode Characteristic	s	•						
Continuous source-drain diode current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6.2	A	
Pulsed diode forward current <sup>a</sup>	I <sub>SM</sub>			-	-	25		
Body diode voltage	$V_{SD}$	T <sub>J</sub> = 25 °C	, I <sub>S</sub> = 6.2 A,	$V_{GS}$ = 0 V <sup>b</sup>	-	-	2.0	V
Body diode reverse recovery time	t <sub>rr</sub>	T 25 °C I	-000 414	dt = 100 A / uch	-	230	350	ns
Body diode reverse recovery charge	Q <sub>rr</sub>	$T_{\rm J}$ = 25 °C, I <sub>F</sub> = 9.0 A, dI/dt = 100 A/µs <sup>b</sup>		-	1.7	2.6	μC	
Forward turn-on time	t <sub>on</sub>	Intrinsic tu	rn on timo i	is negligible (turn	-on is dor	ninated h	vlaand	)

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %

2



# IRLI630G

Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics,  $T_C = 25$  °C





Fig. 2 - Typical Output Characteristics,  $T_C = 150$  °C



-60 -40 -20 0 20 40 60 80 100 120 140 160 T<sub>J</sub> , Junction Temperature (°C)

Fig. 4 - Normalized On-Resistance vs. Temperature



**IRLI630G** 

**Vishay Siliconix** 




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



IRLI630G

## Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

6

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5 V$  for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91313">www.vishay.com/ppg?91313</a>.



## **TO-220 FULLPAK (High Voltage)**

### **OPTION 1: FACILITY CODE = 9**



		MILLIMETERS	
DIM.	MIN.	NOM.	MAX.
A	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28

#### Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet  $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
  6. Facility code will be the 1<sup>st</sup> character located at the 2<sup>nd</sup> row of the unit marking

1



### **OPTION 2: FACILITY CODE = Y**



	MILLIN	IETERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.570	4.830	0.180	0.190	
A1	2.570	2.830	0.101	0.111	
A2	2.510	2.850	0.099	0.112	
b	0.622	0.890	0.024	0.035	
b2	1.229	1.400	0.048	0.055	
b3	1.229	1.400	0.048	0.055	
С	0.440	0.629	0.017	0.025	
D	8.650	9.800	0.341	0.386	
d1	15.88	16.120	0.622	0.635	
d3	12.300	12.920	0.484	0.509	
E	10.360	10.630	0.408	0.419	
е	2.54	BSC	0.100	) BSC	
L	13.200	13.730	0.520	0.541	
L1	3.100	3.500	0.122	0.138	
n	6.050	6.150	0.238	0.242	
ØP	3.050	3.450	0.120	0.136	
u	2.400	2.500	0.094	0.098	
V	0.400	0.500	0.016	0.020	

DWG: 5972

#### Notes

1. To be used only for process drawing

2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads

3. All critical dimensions should C meet  $C_{pk} > 1.33$ 

4. All dimensions include burrs and plating thickness

5. No chipping or package damage
6. Facility code will be the 1<sup>st</sup> character located at the 2<sup>nd</sup> row of the unit marking

2

Document Number: 91359

For technical questions, contact: hvmos.techsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B