




Dual N-Channel 30 V (D-S) MOSFET



PRODU	CT SUMMARY		
V _{DS} (V)	$R_{DS(on)}(\Omega)$ MAX.	I _D (A)	Q _g (TYP.)
	0.0192 at V _{GS} = 10 V	6 a	
30	0.0220 at V _{GS} = 6 V	6 ^a	4.7 nC
	0.0245 at V _{GS} = 4.5 V	6 ^a	

Marking Code: CG
Ordering Information:

Si5922DU-T1-GE3 (lead (Pb)-free and halogen-free)


FEATURES


- TrenchFET® power MOSFET
- 100 % R_q and UIS tested
- New thermally enhanced PowerPAK® ChipFET® package
 - Small footprint area
 - Low on-resistance
 - Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see <u>www.vishav.com/doc?99912</u>



APPLICATIONS

DC/DC power supply





ABSOLUTE MAXIMUM RATINGS (T	A = 25 °C, unless	s otherwise no	ted)	
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	+20 / -16	7 v
	$T_C = 25 ^{\circ}C$		6 ^a	
Continuous Drain Current (T,I = 150 °C)	T _C = 70 °C		6 ^a	
Continuous Drain Current (1) = 150°C)	T _A = 25 °C	l _D	6 ^{a, b, c}	
	T _A = 70 °C		6 a, b, c	Α
Pulsed Drain Current (t = 100 μs)		I _{DM}	24	
Continuous Source-Drain Diode Current	T _C = 25 °C	- I _S	6 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C		1.9 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	10	
Avalanche Energy	L = 0.1 111111	E _{AS}	5	mJ
	$T_C = 25 ^{\circ}C$		10.4	
Maximum Power Dissipation	T _C = 70 °C	5 °C 2.3 b, c W	١٨/	
Maximum Fower Dissipation	$T_A = 25 ^{\circ}C$		2.3 ^{b, c}	VV
	T _A = 70 °C		1.5 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150	°C
Soldering Recommendations (Peak Temperature) d, e			260	

THERMAL RESISTANCE RATING	S				
PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum Junction-to-Ambient b, f	t ≤ 5 s	R _{thJA}	43	55	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{th,IC}	9.5	12	C/VV

Notes

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 5 s
- d. See solder profile (www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 105 °C/W.



Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L 050A	-	14.3	-	mV/°C
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-4.7	-	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.2	-	2.2	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V} / -16 \text{ V}$	-	-	± 100	nA
Zaura Onto Valtano Dunio Ocument		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	5	-	-	Α
		V _{GS} = 10 V, I _D = 5 A	-	0.0155	0.0192	Ω
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 6 V, I _D = 4 A	=	0.0170	0.0220	
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	=.	0.0190	0.0245	
Forward Transconductance ^a	vard Transconductance ^a g_{fs} $V_{DS} = 10 \text{ V}, I_D = 5 \text{ A}$		-	22	-	S
Dynamic ^b						
Input Capacitance	C _{iss}		-	765	-	
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	225	-	pF
Reverse Transfer Capacitance	C _{rss}		=.	14	-	
C _{rss} /C _{iss} Ratio			-	0.018	0.036	-
Total Gate Charge	0	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	-	10	15	
Total Gate Charge	Qg		-	4.7	7.1	
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	-	2.2	-	nC
Gate-Drain Charge	Q_{gd}		-	0.65	-	
Output Charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	=	6.5	-	
Gate Resistance	R_g	f = 1 MHz	1.3	6.3	12.6	Ω
Turn-On Delay Time	t _{d(on)}		-	6	15	
Rise Time	t _r	V_{DD} = 15 V, R_L = 3 Ω	=.	25	50	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5$ A, $V_{GEN} = 10$ V, $R_g = 1$ Ω	-	15	30	
Fall Time	t _f		-	10	20	
Turn-On Delay Time	t _{d(on)}		=.	17	35	ns
Rise Time	t _r	V_{DD} = 15 V, R_L = 3 Ω	-	45	90	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong 5$ A, $V_{GEN}=4.5$ V, $R_g=1~\Omega$	-	16	30	
Fall Time	t _f		=.	27	50	
Drain-Source Body Diode Characteristic	s					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	-	-	6	А
Pulse Diode Forward Current (t = 100 μs)	I _{SM}		=	-	24	_ ^
Body Diode Voltage V_{SD} $I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$		I _S = 5 A, V _{GS} = 0 V	=	0.81	1.2	V
Body Diode Reverse Recovery Time	t _{rr}		-	21	40	ns
Body Diode Reverse Recovery Charge	Q _{rr}	L = 5.4 dl/dt = 100.4/up T = 05.00	-	10	20	nC
Reverse Recovery Fall Time	ta	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	-	12	-	
Reverse Recovery Rise Time	t _b		_	9	_	ns

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






Output Characteristics



On-Resistance vs. Drain Current and Gate Voltage




Gate Charge


25 20 20 15 10 T_c = 25 °C T_c = -55 °C 0 1 2 3

Transfer Characteristics

V_{GS} - Gate-to-Source Voltage (V)




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient









Current Derating a


Power Derating

Note


a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76056.




PowerPAK® ChipFET® Case Outline








Backside view of single pad




Side view of single



Side view of dual



Detail Z



Backside view of dual pad

DIM.		MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.85	0.028	0.030	0.033		
A1	0	-	0.05	0	-	0.002		
b	0.25	0.30	0.35	0.010	0.012	0.014		
С	0.15	0.20	0.25	0.006	0.008	0.010		
D	2.92	3.00	3.08	0.115	0.118	0.121		
D1	1.75	1.87	2.00	0.069	0.074	0.079		
D2	1.07	1.20	1.32	0.042	0.047	0.052		
D3	0.20	0.25	0.30	0.008	0.010	0.012		
E	1.82	1.90	1.98	0.072	0.075	0.078		
E1	1.38	1.50	1.63	0.054	0.059	0.064		
E2	0.92	1.05	1.17	0.036	0.041	0.046		
E3	0.45	0.50	0.55	0.018	0.020	0.022		
е		0.65 BSC		0.026 BSC				
Н	0.15	0.20	0.25	0.006	0.008	0.010		
K	0.25	-	-	0.010	-	-		
K1	0.30	-	-	0.012	-	-		
K2	0.20	-	=	0.008	-	-		
K3	0.20	-	-	0.008	-	-		
L	0.30	0.35	0.40	0.012	0.014	0.016		


C14-0630-Rev. E, 21-Jul-14 DWG: 5940

Note

• Millimeters will govern



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF