


**Vishay Siliconix** 

# Dual N-Channel 20 V (D-S) MOSFET with Schottky Diode

PRODUCT SUMMARY							
	$V_{DS}$	<b>R<sub>DS(on)</sub> (</b> Ω <b>)</b>	I <sub>D</sub> (A) <sup>a, f</sup>	Q <sub>g</sub> (Typ.)			
Channel-1	20	0.022 at V <sub>GS</sub> = 10 V	8	8			
Channel-1		0.025 at $V_{GS}$ = 4.5 V	8	0			
Channel-2	20	0.015 at V <sub>GS</sub> = 10 V	8	17			
Channel-2		0.019 at V <sub>GS</sub> = 4.5 V	8	17			

#### SCHOTTKY PRODUCT SUMMARY V<sub>SD</sub> (V) V<sub>DS</sub> (V) I<sub>F</sub> (A)<sup>a</sup> **Diode Forward Voltage** 0.43 V at 1 A 20 4



Si7980DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **FEATURES**

- TrenchFET<sup>®</sup> Power MOSFET
- 100 % Rg and UIS Tested Material categorization:

For definitions of compliance please see www.vishay.com/doc?99912




HALOGEN

FREE

#### **APPLICATIONS**

- Synchronous Buck Converter
  - Game Machines
  - Notebook Computers



Parameter		Symbol	Channel-1	Channel-2	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	20	V	
Gate-Source Voltage		V <sub>GS</sub>	± 16	± 16	v
	T <sub>C</sub> = 25 °C		8 <sup>f</sup>	8 <sup>f</sup>	
Continuous Drain Current ( $T_1 = 150 \ ^{\circ}C$ )	T <sub>C</sub> = 70 °C	I <sub>D</sub>	8 <sup>f</sup>	8 <sup>f</sup>	
	T <sub>A</sub> = 25 °C	·	8.8 <sup>b, c</sup>	11 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		7.1 <sup>b, c</sup>	9 <sup>b, c</sup>	
Pulsed Drain Current		I <sub>DM</sub>	30	30	А
Source-Drain Current Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	8 <sup>f</sup>	8 <sup>f</sup>	
	T <sub>A</sub> = 25 °C		2.8 <sup>b, c</sup>	2.8 <sup>b, c</sup>	]
Pulsed Source-Drain Current		I <sub>SM</sub>	30	30	
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	15	15	
Single Pulse Avalanche Energy	L = 0.1 mm	E <sub>AS</sub>	11.2	11.2	mJ
	T <sub>C</sub> = 25 °C		19.8	21.9	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	12.6	14	W
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	U ' D	3.1 <sup>b, c</sup>	3.4 <sup>b, c</sup>	vv
	T <sub>A</sub> = 70 °C	1	2 <sup>b, c</sup>	2.2 <sup>b, c</sup>	
Operating Junction and Storage Temperature R	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		- °C	
Soldering Recommendations (Peak Temperatur		26			

#### Notes:

a. Based on  $T_C = 25 \text{ °C}$ . b. Surface mounted on 1" x 1" FR4 board.

**Ordering Information:** 

c. t = 10 s.

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Package limited.

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
		Char	nel-1	Chan	nel-2		
Parameter	Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient <sup>a, b</sup>	R <sub>thJA</sub>	32	40	30	36	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	5	6.3	4.5	5.7	0/11

Parameter Symbol		Test Conditions			Typ. <sup>c</sup>	Max.	Unit	
Static	· ·							
Drain Source Preakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \ \mu\text{A}$ Ch-1				v	
Drain-Source Breakdown Voltage	* DS	$V_{GS} = 0 V, I_{D} = 1 mA$	Ch-2	20			v	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA	Ch-1		22		mV/°	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	Ch-1		- 5		mv/ (	
Cata Thrashald Valtaga	Veerus	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	Ch-1	1		2.5	- v	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	Ch-2	1.4		2.8		
Cata Pady Laskaga	lass	$V_{DS} = 0 V, V_{GS} = \pm 16 V$	Ch-1			100	nA	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 16 V$	Ch-2			100		
Zero Gate Voltage Drain Current		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			0.001	- mA	
	I <sub>DSS</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2		0.05	0.50		
		$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 100 °C	Ch-1			0.025		
		$V_{DS} = 20 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 100 ^{\circ}\text{C}$	Ch-2		3	15		
On-State Drain Current <sup>d</sup>	I <sub>D(on)</sub>	$V_{DS} = 5 V, V_{GS} = 10 V$	Ch-1	10			A	
		$V_{DS} = 5 V, V_{GS} = 10 V$	Ch-2	10				
	-	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	Ch-1		0.018	0.022	Ω	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	Ch-2		0.012	0.015		
Drain-Source On-State Resistance <sup>d</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	Ch-1		0.020	0.025		
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	Ch-2		0.015	0.019		
d		$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	Ch-1		40		s	
Forward Transconductance <sup>d</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 5 \text{ A}$ Ch-2			47		5	
Dynamic <sup>c</sup>			•			•	•	
Input Conscitones	C		Ch-1		1010			
Input Capacitance	C <sub>iss</sub>	Channel-1	Ch-2		1370		]	
Output Canacitanaa		$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1 MHz	Ch-1		220		~~	
Output Capacitance	C <sub>oss</sub>	Channel-2	Ch-2		320		pF	
	6	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		100		1	
Reverse Transfer Capacitance	C <sub>rss</sub>				120		1	

Notes:

a. Surface mounted on 1" x 1" FR4 board.

b. Maximum under steady state conditions is 88  $^{\circ}\text{C/W}$  (channel-1) and 83  $^{\circ}\text{C/W}$  (channel-2).

c. Guaranteed by design, not subject to production testing.

d. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.



Vishay Siliconix

Parameter	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit		
Dynamic <sup>a</sup>	Symbol			IVIII.	тур.	IVIAA.	Onit
Dynamic		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	Ch-1		17.5	27	
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$ $V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-2		22.5	34	
Total Gate Charge	Qg	$v_{\rm DS} = 10 v, v_{\rm GS} = 10 v, 10 = 3 X$	Ch-1		8	12	nC
		Channel-1	Ch-2		0 10.3	12	
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2 Ch-1		2.5	10	
Gate-Source Charge	Q <sub>gs</sub>		Ch-2		3.4		
		Channel-2 V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5 A	Ch-1		2.1		
Gate-Drain Charge	Q <sub>gd</sub>	$v_{\rm DS} = 10$ v, $v_{\rm GS} = 4.5$ v, $i_{\rm D} = 5$ A	Ch-2		2.1		
			Ch-1	0.2	1.1	2.2	
Gate Resistance	Rg	f = 1 MHz	Ch-2	0.2	1.1	2.6	Ω
			Ch-1	0.2	9	18	
Turn-On Delay Time	t <sub>d(on)</sub>	Channel-1	Ch-2		13	25	
		$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2 \Omega$	Ch-2 Ch-1			25 30	
Rise Time	t <sub>r</sub>	$I_D \cong 5 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	Ch-1 Ch-2		16 16	30	-
Turn-Off Delay Time	Dff Delay Time t <sub>d(off)</sub> Channel-2		Ch-1		20	35	-
		$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2 \Omega$	Ch-2		24	45	- ns
Fall Time	t <sub>f</sub>	${\rm I_D}{\cong}5$ A, ${\rm V_{GEN}}$ = 10 V, ${\rm R_g}$ = 1 $\Omega$	Ch-1		9	18	
			Ch-2		8	16	
Turn-On Delay Time	-On Delay Time t <sub>d(on)</sub>		Ch-1		15	30	-
Rise Time		Channel-1 $V_{DD}$ = 10 V, R <sub>L</sub> = 2 $\Omega$	Ch-2		18	35	-
	t <sub>r</sub>	$I_{\rm D} \cong 5 \text{ A}, V_{\rm GEN} = 4.5 \text{ V}, R_{\rm g} = 1 \Omega$	Ch-1		18	35	
		B - GEN - G	Ch-2		18	35	
Turn-Off Delay Time	t <sub>d(off)</sub>	Channel-2	Ch-1		20	40	
-	-()	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2 \Omega$	Ch-2		25	45	
Fall Time	t <sub>f</sub>	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, \text{ R}_g = 1 \Omega$	Ch-1		12	24	
			Ch-2		10	20	
Drain-Source Body Diode Characteristic	cs			1	r		1
Continuous Source-Drain Diode Current	ا <sub>S</sub>	T <sub>C</sub> = 25 °C	Ch-1			8	
	-	-	Ch-2			8	A
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		Ch-1			30	
			Ch-2			30	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 2 A	Ch-1		0.73	1.1	v
, .		I <sub>S</sub> = 1 A	Ch-2		0.37	0.43	
Body Diode Reverse Recovery Time	t <sub>rr</sub>		Ch-1		16	32	ns
			Ch-2		20	40	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	Channel-1 I <sub>F</sub> = 5 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C	Ch-1		8	16	nC
		$r_{\rm F} = 0.7$ , $u/u_{\rm C} = 100.70\mu$ s, $r_{\rm J} = 20.0$	Ch-2		10	20	
Reverse Recovery Fall Time	t <sub>a</sub>	Channel-2	Ch-1		8		
	'a	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, \text{ T}_J = 25 ^\circ\text{C}$	Ch-2		9		200
Reverse Recovery Rise Time	t <sub>b</sub>	] [			8		ns
neverse necovery nise time			Ch-2		11		1

Note:

a. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Document Number: 68391 S13-0631-Rev. D, 25-Mar-13

For technical questions, contact: pmostechsupport@vishay.com

### Vishay Siliconix





For technical questions, contact: pmostechsupport@vishay.com


Document Number: 68391 S13-0631-Rev. D, 25-Mar-13


VISHAY




# **Si7980DP** Vishay Siliconix


#### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)








**On-Resistance vs. Gate-to-Source Voltage** 






Document Number: 68391 For technical questions, contact: pmostechsupport@vishay.com S13-0631-Rev. D, 25-Mar-13

www.vishay.com






\* The power dissipation  $P_D$  is based on  $T_{J(max.)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

Document Number: 68391 S13-0631-Rev. D, 25-Mar-13

SHA



Normalized Thermal Transient Impedance, Junction-to-Case

**Si7980DP** 

7


Vishay Siliconix

#### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

VISHA







For technical questions, contact: pmostechsupport@vishay.com

Document Number: 68391 S13-0631-Rev. D, 25-Mar-13


VISHAY



9


Vishay Siliconix

#### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




### Vishay Siliconix





\* The power dissipation  $P_D$  is based on  $T_{J(max.)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

Document Number: 68391 S13-0631-Rev. D, 25-Mar-13



10<sup>-3</sup>

Square Wave Pulse Duration (s) Normalized Thermal Transient Impedance, Junction-to-Case

10<sup>-2</sup>

0.02

Single Pulse

10<sup>-4</sup>

เบ้บ

0.01

10<sup>-5</sup>

#### Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?68391.

10<sup>-1</sup>

11

1

**Si7980DP** 



# PowerPAK<sup>®</sup> SO-8, (Single/Dual)









Backside View of Dual Pad

Notes

1. Inch will govern.

2 Dimensions exclusive of mold gate burrs.

3. Dimensions exclusive of mold flash and cutting burrs.

		MILLIMETERS		INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.97	1.04	1.12	0.038	0.041	0.044		
A1		-	0.05	0	-	0.002		
b	0.33	0.41	0.51	0.013	0.016	0.020		
С	0.23	0.28	0.33	0.009	0.011	0.013		
D	5.05	5.15	5.26	0.199	0.203	0.207		
D1	4.80	4.90	5.00	0.189	0.193	0.197		
D2	3.56	3.76	3.91	0.140	0.148	0.154		
D3	1.32	1.50	1.68	0.052	0.059	0.066		
D4		0.57 typ.		0.0225 typ.				
D5		3.98 typ.			0.157 typ.			
E	6.05	6.15	6.25	0.238	0.242	0.246		
E1	5.79	5.89	5.99	0.228	0.232	0.236		
E2 (for AL product)	3.30	3.48	3.66	0.130	0.137	0.144		
E2 (for other product)	3.48	3.66	3.84	0.137	0.144	0.151		
E3	3.68	3.78	3.91	0.145	0.149	0.154		
E4 (for AL product)		0.58 typ.			0.023 typ.	•		
E4 (for other product)		0.75 typ.			0.030 typ.			
е		1.27 BSC			0.050 BSC			
K (for AL product)		1.45 typ.			0.057 typ.			
K (for other product)		1.27 typ.			0.050 typ.			
K1	0.56	-	-	0.022	-	-		
Н	0.51	0.61	0.71	0.020	0.024	0.028		
L	0.51	0.61	0.71	0.020	0.024	0.028		
L1	0.06	0.13	0.20	0.002	0.005	0.008		
θ	0°	-	12°	0°	-	12°		
W	0.15	0.25	0.36	0.006	0.010	0.014		
М	0.125 typ.			0.005 typ.				

Revison: 20-May-13



VISHAY SILICONIX

www.vishay.com

### **Power MOSFETs**

Application Note AN821

# **PowerPAK® SO-8 Mounting and Thermal Considerations**

#### by Wharton McDaniel

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. In this application note, PowerPAK's construction is described. Following this mounting information is presented including land patterns and soldering profiles for maximum reliability. Finally, thermal and electrical performance is discussed.

#### THE PowerPAK PACKAGE

The PowerPAK package was developed around the SO-8 package (figure 1). The PowerPAK SO-8 utilizes the same footprint and the same pin-outs as the standard SO-8. This allows PowerPAK to be substituted directly for a standard SO-8 package. Being a leadless package, PowerPAK SO-8 utilizes the entire SO-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard SO-8. In fact, this larger die is slightly larger than a full sized DPAK die. The bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. Finally, the package height is lower than the standard SO-8, making it an excellent choice for applications with space constraints.



Fia. 1 PowerPAK 1212 Devices

#### PowerPAK SO-8 SINGLE MOUNTING

The PowerPAK single is simple to use. The pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard SO-8 devices (see figure 2). Therefore, the PowerPAK connection pads match directly to those of the SO-8. The only difference is the extended drain connection area. To take immediate advantage of the PowerPAK SO-8 single devices, they can be mounted to existing SO-8 land patterns.



Fig. 2

The minimum land pattern recommended to take full advantage of the PowerPAK thermal performance see Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK SO-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and  $^{
m >}$ therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight and layer stack, experiments have found that >> more than about 0.25 in<sup>2</sup> to 0.5 in<sup>2</sup> of additional copper -(in addition to the drain land) will yield little improvement in thermal performance.

Revision: 16-Mai-13

1

Document Number: 7162

For technical guestions, contact: powermosfettechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



## PowerPAK<sup>®</sup> SO-8 Mounting and Thermal Considerations

#### **PowerPAK SO-8 DUAL**

The pin arrangement (drain, source, gate pins) and the pin dimensions of the PowerPAK SO-8 dual are the same as standard SO-8 dual devices. Therefore, the PowerPAK device connection pads match directly to those of the SO-8. As in the single-channel package, the only exception is the extended drain connection area. Manufacturers can likewise take immediate advantage of the PowerPAK SO-8 dual devices by mounting them to existing SO-8 dual land patterns.

To take the advantage of the dual PowerPAK SO-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, *Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs*. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 24 mils. This matches the spacing of the two drain pads on the PowerPAK SO-8 dual package.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in figures 3 and 4. For the lead (Pb)-free solder profile, see <u>www.vishay.com/doc?73257</u>.



Fig. 3 Solder Reflow Temperature Profile

Ramp-Up Rate	+ 3 °C /s max.		
Temperature at 150 - 200 °C	120 s max.		
Temperature Above 217 °C	60 - 150 s		
Maximum Temperature	255 + 5/- 0 °C		
Time at Maximum Temperature	30 s		
Ramp-Down Rate	+ 6 °C/s max.		



ш

F O Z

PLICATION

Δ

4



## PowerPAK<sup>®</sup> SO-8 Mounting and Thermal Considerations

#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance, R<sub>thJC</sub>, or the junction-to-foot thermal resistance, RthJF This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the DPAK, PowerPAK SO-8, and standard SO-8. The PowerPAK has thermal performance equivalent to the DPAK, while having an order of magnitude better thermal performance over the SO-8.

TABLE 1 - DPAK AND POWERPAK SO-8EQUIVALENT STEADY STATEPERFORMANCE							
	DPAK	PowerPAK SO-8	Standard SO-8				
Thermal Resistance Rthuc	1.2 °C/W	1 °C/W	16 °C/W				

#### Thermal Performance on Standard SO-8 Pad Pattern

Because of the common footprint, a PowerPAK SO-8 can be mounted on an existing standard SO-8 pad pattern. The question then arises as to the thermal performance of the PowerPAK device under these conditions. A characterization was made comparing a standard SO-8 and a PowerPAK device on a board with a trough cut out underneath the PowerPAK drain pad. This configuration restricted the heat flow to the SO-8 land pads. The results are shown in figure 5.



Because of the presence of the trough, this result suggests a minimum performance improvement of 10 °C/W by using a PowerPAK SO-8 in a standard SO-8 PC board mount.

The only concern when mounting a PowerPAK on a standard SO-8 pad pattern is that there should be no traces running between the body of the MOSFET. Where the standard SO-8 body is spaced away from the pc board, allowing traces to run underneath, the PowerPAK sits directly on the pc board.

#### **Thermal Performance - Spreading Copper**

Designers may add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 6 shows the thermal resistance of a PowerPAK SO-8 device mounted on a 2-in. 2-in., four-layer FR-4 PC board. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no additional thermal performance improvement. Α subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.



4

3



PowerPAK<sup>®</sup> SO-8 Mounting and Thermal Considerations

# SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8

In any design, one must take into account the change in MOSFET  $R_{\text{DS}(\text{on})}$  with temperature (figure 7).



#### Fig. 7 MOSFET RDS(on) vs. Temperature

A MOSFET generates internal heat due to the current passing through the channel. This self-heating raises the junction temperature of the device above that of the PC board to which it is mounted, causing increased power dissipation in the device. A major source of this problem lies in the large values of the junction-to-foot thermal resistance of the SO-8 package.

PowerPAK SO-8 minimizes the junction-to-board thermal resistance to where the MOSFET die temperature is very close to the temperature of the PC board. Consider two devices mounted on a PC board heated to 105 °C by other components on the board (figure 8).

Suppose each device is dissipating 2.7 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK SO-8 and the standard SO-8, the die temperature is determined to be 107 °C for the PowerPAK (and for DPAK) and 148 °C for the standard SO-8. This is a 2 °C rise above the board temperature for the PowerPAK and a 43 °C rise for the standard SO-8. Referring to figure 7, a 2 °C difference has minimal effect on  $R_{DS(on)}$  whereas a 43 °C difference has a significant effect on  $R_{DS(on)}$ .

Minimizing the thermal rise above the board temperature by using PowerPAK has not only eased the thermal design but it has allowed the device to run cooler, keep  $r_{DS(on)}$  low, and permits the device to handle more current than the same MOSFET die in the standard SO-8 package.

#### CONCLUSIONS

PowerPAK SO-8 has been shown to have the same thermal performance as the DPAK package while having the same footprint as the standard SO-8 package. The PowerPAK SO-8 can hold larger die approximately equal in size to the maximum that the DPAK can accommodate implying no sacrifice in performance because of package limitations.

Recommended PowerPAK SO-8 land patterns are provided to aid in PC board layout for designs using this new package.

Thermal considerations have indicated that significant advantages can be gained by using PowerPAK SO-8 devices in designs where the PC board was laid out for the standard SO-8. Applications experimental data gave thermal performance data showing minimum and typical thermal performance in a SO-8 environment, plus information on the optimum thermal performance obtainable including spreading copper. This further emphasized the DPAK equivalency.

PowerPAK SO-8 therefore has the desired small size characteristics of the SO-8 combined with the attractive thermal characteristics of the DPAK package.




4 For technical guestions, contact: powermosfettechsupport@vishay.com

# **Application Note 826**

Vishay Siliconix



#### **RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Dual**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF