

Vishay Siliconix

P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}$ (Ω) MAX.	I _D (A) a, e	Q _g (TYP.)			
	0.044 at V _{GS} = -10 V	-5.4				
-20	0.054 at V _{GS} = -4.5 V	-4.9	9.5 nC			
	0.082 at V _{GS} = -2.5 V	-3.9				

MICRO FOOT® 1 x 1 S S 3 4 G Backside View Bump Side View

Marking Code: xxxx = 8489

xxx = Date / lot traceability code

Ordering Information:

Si8489EDB-T2-E1 (lead (Pb)-free and halogen-free)

FEATURES

- TrenchFET® power MOSFET
- Small 1 mm x 1 mm max. outline area
- Low 0.548 mm max. profile
- Typical ESD protection 2500 V HBM
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


Pb-free

RoHS COMPLIANT

HALOGEN FREE

APPLICATIONS

- · Load switches and charger switches
- Battery management
- For smart phones and tablet PCs



P-Channel MOSFET

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	-20	.,	
Gate-Source Voltage		V _{GS}	± 12		
	T _A = 25 °C		-5.4 ^a		
Continuous Drain Current (T. 150 °C)	T _A = 70 °C		-4.3 ^a	A	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	-3.6 b		
	T _A = 70 °C		-2.8 ^b		
Pulsed Drain Current (t = 300 μs)		I _{DM}	-20		
Continuous Source-Drain Diode Current	T _C = 25 °C		-1.5 ^a		
	T _A = 25 °C	I _S	-0.65 ^b		
	T _A = 25 °C		1.8 ^a		
Maning on Barrey Disable ation	T _A = 70 °C	Б	1.1 ^a	14/	
Maximum Power Dissipation	T _A = 25 °C	P _D	0.78 ^b	W	
	T _A = 70 °C		0.5 ^b		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		
Deckage Deflow Conditions C	VPR		260	°C	
Package Reflow Conditions ^c	IR/Convection		260		

Notes

- a. Surface mounted on 1" \times 1" FR4 board with full copper, t = 10 s.
- b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 10 s.
- c. Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.
- d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.
- e. Based on $T_A = 25$ °C.

Vishay Siliconix

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT		
Maximum Junction-to-Ambient a, b	t = 10 s	В	55	70	°C/W		
Maximum Junction-to-Ambient c, d	t = 10 s	R_{thJA}	125	160	C/VV		

Notes

- a. Surface mounted on 1" x 1" FR4 board with full copper.
- b. Maximum under steady state conditions is 100 °C/W.
- c. Surface mounted on 1" x 1" FR4 board with minimum copper.
- d. Maximum under steady state conditions is 190 $^{\circ}\text{C/W}.$

SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT		
Static	•			•		•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A	-	-15	-	mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	-	2.4	-		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.5	-	-1.2	V	
Cata Sauraa Laakaga	la a a	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$	-	-	± 1	μΑ	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	-	-	± 5		
Zero Gate Voltage Drain Current	1	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$	-	-	-10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10	-	-	Α	
		$V_{GS} = -10 \text{ V}, I_D = -1.5 \text{ A}$	-	0.036	0.044	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$	-	0.045	0.054		
		$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$	-	0.065	0.082		
Forward Transconductance a	9 _{fs}	$V_{DS} = -10 \text{ V}, I_D = -1.5 \text{ A}$	-	10	-	S	
Dynamic ^b							
Input Capacitance	C _{iss}	5		765	-		
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	125	-	pF	
Reverse Transfer Capacitance	C _{rss}		-	115	-		
Total Cata Charge	Qg	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -1.5 \text{ A}$	-	17.5	27	nC	
Total Gate Charge			-	8.6	13		
Gate-Source Charge	Q _{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$	-	1.5	-		
Gate-Drain Charge	Q _{gd}		-	2.6	-		
Gate Resistance	R_g	V _{GS} = -0.1 V, f = 1 MHz	-	14	-	Ω	
Turn-On Delay Time	t _{d(on)}		-	27	50		
Rise Time	t _r	V_{DD} = -10 V, R_L = 10 Ω	-	20	40		
Turn-Off Delay Time	t _{d(off)}			50	100		
Fall Time	t _f		-	25	50]	
Turn-On Delay Time	t _{d(on)}		-	6	15	ns	
Rise Time	t _r			8	20		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -1.5 \text{ A}, V_{GEN} = -8 \text{ V}, R_g = 1 \Omega$	-	68	130	1	
Fall Time	t _f		-	28	60	1	

Vishay Siliconix


SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)									
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Drain-Source Body Diode Characteris	Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	Is	T _A = 25 °C	-	-	-1.5	Α			
Pulse Diode Forward Current	I _{SM}		-	-	-20				
Body Diode Voltage	V_{SD}	$I_S = -1.5 \text{ A}, V_{GS} = 0 \text{ V}$	-	-0.8	-1.2	V			
Body Diode Reverse Recovery Time	t _{rr}		-	25	50	ns			
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = -1.5 A, dl/dt = 100 A/μs, T _J = 25 °C	-	9	20	nC			
Reverse Recovery Fall Time	t _a	$\begin{bmatrix} 1 & -1.5 \text{ A}, \text{ GI/GI} = 100 \text{ A/} \mu\text{s}, & 1 & 1 = 25 \text{ C} \end{bmatrix}$	-	15	-	ns			
Reverse Recovery Rise Time	t _b		-	10	-	115			

Notes


- a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage



Output Characteristics




Gate Current vs. Gate-Source Voltage




Transfer Characteristics




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge




On-Resistance vs. Junction Temperature



Capacitance




Source-Drain Diode Forward Voltage







TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. Gate-to-Source Voltage



Safe Operating Area, Junction-to-Ambient



Current Derating a




Single Pulse Power, Junction-to-Ambient

Note

• When mounted on 1" x 1" FR4 with full copper.

Note


a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Power Derating



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Full Copper)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62752.





www.vishay.com


Vishay Siliconix


MICRO FOOT®: 4-Bumps (1 mm x 1 mm, 0.5 mm Pitch, 0.286 mm Bump Height)


Mark on backside of die











Notes

- 1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.
- 2. Backside surface is coated with a Ti/Ni/Ag layer.
- 3. Non-solder mask defined copper landing pad.
- 4. Laser mark on the backside surface of die.
- 5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- 6. is the location of pin 1

DIM.		MILLIMETERS		INCHES				
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.458	0.504	0.550	0.0180	0.0198	0.0217		
A1	0.214	0.250	0.286	0.0084	0.0098	0.0113		
A2	0.244	0.254	0.264	0.0096	0.0100	0.0104		
b	0.297	0.330	0.363	0.0117	0.0130	0.0143		
b1		0.250			0.0098			
е		0.500			0.0197			
S	0.210	0.230	0.250	0.0083	0.0091	0.0096		
D	0.920	0.960	1.000	0.0362	0.0378	0.0394		
K	0.029	0.065	0.102	0.0011	0.0026	0.0040		

Note

• Use millimeters as the primary measurement.

ECN: T15-0176-Rev. A, 27-Apr-15

DWG: 6039



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF