

# 30 A VRPower® Integrated Power Stage


### **DESCRIPTION**

The SiC521 and SiC521A are integrated power stage solutions optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 4.5 mm x 3.5 mm MLP package, SiC521 and SiC521A enable voltage regulator designs to deliver up to 30 A continuous current per phase.

The internal power MOSFETs utilize Vishay's state-of-the-art Gen IV TrenchFET technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC521 and SiC521A incorporate an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, and zero current detect to improve light load efficiency. The drivers are also compatible with a wide range of PWM controllers, support tri-state PWM, and 3.3 V (SiC521A) / 5 V (SiC521) PWM logic.

#### **FEATURES**





- Vishay's Gen IV MOSFET technology and a low-side MOSFET with integrated Schottky diode
- Delivers up to 30 A continuous current, 40 A at 10 ms peak current
- 95 % peak efficiency
- High frequency operation up to 1.5 MHz
- Power MOSFETs optimized for 12 V input stage
- 3.3 V (SiC521A) / 5 V (SiC521) PWM logic with tri-state and hold-off
- Zero current detect control for light load efficiency improvement
- Low PWM propagation delay (< 20 ns)</li>
- Under voltage lockout for V<sub>CIN</sub>
- Material categorization: for definitions of compliance please see <a href="https://www.vishav.com/doc?99912">www.vishav.com/doc?99912</a>

#### **APPLICATIONS**

- Multi-phase VRDs for CPU, GPU, and memory
- Synchronous buck converters
- DC/DC VR modules

#### TYPICAL APPLICATION DIAGRAM




Fig. 1 - SiC521 and SiC521A Typical Application Diagram



## **PINOUT CONFIGURATION**




Fig. 2 - SiC521 and SiC521A Pin Configuration

PIN DESCRIPTION					
PIN NUMBER	NAME	FUNCTION			
1	ZCD_EN#	ZCD control. Active low			
2	V <sub>CIN</sub>	Supply voltage for internal logic circuitry			
3, 23	C <sub>GND</sub>	Analog ground for the driver IC			
4	BOOT	High-side driver bootstrap voltage			
5	PHASE	Return path of high-side gate driver			
6 to 8, 25	V <sub>IN</sub>	Power stage input voltage. Drain of high-side MOSFET			
9 to 11, 17, 18, 20, 26	P <sub>GND</sub>	Power ground			
12 to 16	$V_{SWH}$	Switch node of the power stage			
19, 24	GL	Low-side gate signal			
21	$V_{DRV}$	Supply voltage for internal gate driver			
22	PWM	PWM control input			

ORDERING INFORMATION						
PART NUMBER PACKAGE MARKING CODE						
SiC521CD-T1-GE3	PowerPAK® MLP4535-22L	SiC521	5 V PWM optimized			
SiC521ACD-T1-GE3	FowerFAR® MLF4535-22L	SiC521A	3.3 V PWM optimized			
SiC521ADB and SiC521DB		Reference board				

ABSOLUTE MAXIMUM RATINGS							
ELECTRICAL PARAMETER	CONDITIONS	LIMIT	UNIT				
Input Voltage	V <sub>IN</sub>	-0.3 to +25					
Control Logic Supply Voltage	V <sub>CIN</sub>	-0.3 to +7					
Drive Supply Voltage	V <sub>DRV</sub>	-0.3 to +7					
Switch Node (DC voltage)		-0.3 to +25					
Switch Node (AC voltage) (1)	V <sub>SWH</sub>	-8 to +30					
BOOT Voltage (DC voltage)	V	32	V				
BOOT Voltage (AC voltage) (2)	V <sub>BOOT</sub>	38					
BOOT to PHASE (DC voltage)		-0.3 to +7					
BOOT to PHASE (AC voltage) (3)	V <sub>BOOT-</sub> PHASE	-0.3 to +8					
All Logic Inputs and Outputs (PWM and ZCD_EN#)		-0.3 to V <sub>CIN</sub> + 0.3					
Output Comment I (4)	f <sub>S</sub> = 300 kHz, V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.8 V	30	A				
Output Current, I <sub>OUT(AV)</sub> <sup>(4)</sup>	f <sub>S</sub> = 1 MHz, V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.8 V	25					
Max. Operating Junction Temperature	T <sub>J</sub>	150					
Ambient Temperature	T <sub>A</sub>	-40 to +125	°C				
Storage Temperature	T <sub>stg</sub>	-65 to +150					
Floatroatatia Dischause Drataatian	Human body model, JESD22-A114	3000	V				
Electrostatic Discharge Protection	Charged device model, JESD22-C101	1000	v				

#### Note

- <sup>(1)</sup> The specification values indicated "AC" is  $V_{SWH}$  to  $P_{GND}$ , -8 V (< 20 ns, 10  $\mu$ J), min. and 30 V (< 50 ns), max.
- $^{(2)}$  The specification value indicates "AC voltage" is  $V_{BOOT}$  to  $P_{GND},\,36$  V (< 50 ns) max.
- $^{(3)}$  The specification value indicates "AC voltage" is  $V_{BOOT}$  to  $V_{PHASE}$ , 8 V (< 20 ns) max.
- (4) Output current rated with testing evaluation board at T<sub>A</sub> = 25 °C with natural convection cooling. The rating is limited by the peak evaluation board temperature, T<sub>J</sub> = 150 °C, and varies depending on the operating conditions and PCB layout. This rating may be changed with different application settings.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE							
ELECTRICAL PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNIT			
Input Voltage (V <sub>IN</sub> )	4.5	-	18				
Drive Supply Voltage (V <sub>DRV</sub> )	4.5	5	5.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
Control Logic Supply Voltage (V <sub>CIN</sub> )	4.5	5	5.5	ľ			
BOOT to PHASE (V <sub>BOOT-PHASE</sub> , DC voltage)	4	4.5	5.5				
Thermal Resistance from Junction to PCB	-	5	-	°C/W			
Thermal Resistance from Junction to Case	-	2.5	-	C/VV			



	0.41001	TEGE GOVERNMENT		LIMITS			
PARAMETER	SYMBOL	TEST CONDITION	MIN. TYP.		MAX.	UNIT	
POWER SUPPLY					•		
Control Logic Supply Current	I <sub>VCIN</sub>	no switching, V <sub>PWM</sub> = FLOAT	-	300	-	μA	
Control Logic Supply Surrent	IVCIN	$f_S = 300 \text{ kHz}, D = 0.1$	-	300	-	μΛ	
		$f_S = 300 \text{ kHz}, D = 0.1$	-	8	15	mA	
Drive Supply Current	I <sub>VDRV</sub>	f <sub>S</sub> = 1 MHz, D = 0.1	-	30	-		
		no switching, V <sub>PWM</sub> = FLOAT	-	50	_	μA	
BOOTSTRAP SUPPLY	.,	1 04			1 0 4		
Bootstrap Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 2 mA	-	-	0.4	V	
PWM CONTROL INPUT (SiC521) Rising Threshold	V		3.4	3.7	4.0	Ι	
Falling Threshold	V <sub>TH_PWM_R</sub> V <sub>TH_PWM_F</sub>		0.72	0.9	1.1	1	
Tri-state Voltage	VIH_PWM_F V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	0.72	2.3	-	V	
Tri-state Rising Threshold	V <sub>TRI</sub> V <sub>TRI_TH_R</sub>	VPWM - I LOVI	0.9	1.15	1.38	┪ 、	
Tri-state Falling Threshold	V <sub>TRI_TH_F</sub>		3.1	3.35	3.6	1	
Tri-state Rising Threshold							
Hysteresis	V <sub>HYS_TRI_R</sub>		-	225	-		
Tri-state Falling Threshold Hysteresis	V <sub>HYS TRI F</sub>		-	325	-	mV	
riysteresis		V <sub>PWM</sub> = 5 V	_		350		
PWM Input Current	I <sub>PWM</sub>	$V_{PWM} = 3 V$ $V_{PWM} = 0 V$			-350	μA	
PWM CONTROL INPUT (SiC521A)		V PWM - 0 V			000		
Rising Threshold	V <sub>TH_PWM_R</sub>		2.2	2.45	2.7		
Falling Threshold	V <sub>TH_PWM_F</sub>		0.72	0.9	1.1		
Tri-state Voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	_	1.8	-	V	
Tri-state Rising Threshold	V <sub>TRI_TH_R</sub>	1 1111	0.9	1.15	1.38		
Tri-state Falling Threshold	V <sub>TRI_TH_F</sub>		1.95	2.2	2.45		
Tri-state Rising Threshold Hysteresis	V <sub>HYS_TRI_R</sub>		-	225	-	\/	
Tri-state Falling Threshold Hysteresis	V <sub>HYS_TRI_F</sub>		-	275	-	- mV	
DIA/AA Instruct Outstand		$V_{PWM} = 3.3 \text{ V}$	-	-	225	<del>                                     </del>	
PWM Input Current	I <sub>PWM</sub>	V <sub>PWM</sub> = 0 V			-225	μA	
TIMING SPECIFICATIONS							
Tri-State to GH/GL Rising Propagation Delay	t <sub>PD_TRI_R</sub>		-	20	-		
Tri-state Hold-Off Time	t <sub>TSHO</sub>		-	150	-		
GH - Turn Off Propagation Delay	t <sub>PD_OFF_GH</sub>		-	20	-		
GH - Turn On Propagation Delay (Dead time rising)	t <sub>PD_ON_GH</sub>	No load, see fig. 4	-	10	-	ns	
GL - Turn Off Propagation Delay	t <sub>PD_OFF_GL</sub>		-	20	-		
GL - Turn On Propagation Delay (Dead time falling)	t <sub>PD_ON_GL</sub>		-	10	-		
PWM Minimum On-Time	t <sub>PWM_ON_MIN</sub>		30	-	-		
ZCD_EN# INPUT	· <del>-</del>						
ZCD_EN# Logic Input Voltage	V <sub>IH_ZCD_EN#</sub> V <sub>IL_ZCD_EN#</sub>	Input logic high Input logic low	2	-	- 0.8	V	
PROTECTION	· IL_ZOD_EN#	par iogio iom			. 0.0	1	
	.,	V <sub>CIN</sub> rising, on threshold	-	3.7	4.1	V	
Under Voltage Lockout	V <sub>UVLO</sub>	V <sub>CIN</sub> falling, off threshold				,	

## Notes

<sup>(1)</sup> Typical limits are established by characterization and are not production tested.

<sup>(2)</sup> Guaranteed by design.



#### **DETAILED OPERATIONAL DESCRIPTION**

#### **PWM Input with Tri-state Function**

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H, L and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above V<sub>PWM TH R</sub> the low-side is turned OFF and the high-side is turned  $\bar{ON}$ . When PWM input is driven below  $V_{PWM\ TH\ F}$  the high-side is turned OFF and the low-side is turned ON. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs when PWM is logic high and logic low. However, there is a third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shut-down. The high impedance state of the controller's PWM output allows the SiC521 and SiC521A to pull the PWM input into the tri-state region (see definition of PWM logic and Tri-State, fig. 4). If the PWM input stays in this region for the Tri-state Hold-Off Period, t<sub>TSHO</sub>, both high-side and low-side MOSFETs are turned OFF. The function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering. The SiC521A incorporates PWM voltage thresholds that are compatible with 3.3 V logic and the SiC521 thresholds are compatible with 5 V logic.

#### Diode Emulation Mode (ZCD EN#)

When ZCD\_EN# pin is logic low and PWM signal switches low, GL is forced ON (after normal BBM time). During this time, it is under control of the ZCD (zero crossing detect) comparator. If, after the internal blanking delay, the inductor current becomes zero, the low-side is turned OFF. This improves light load efficiency by avoiding discharge of output capacitors. If PWM enters tri-state, then device will go into normal tri-state mode after tri-state delay. The GL output will be turned OFF regardless of Inductor current, this is an alternative method of improving light load efficiency by reducing switching losses.

#### Voltage Input (V<sub>IN</sub>)

This is the power input to the drain of the high-side power MOSFET. This pin is connected to the high power intermediate BUS rail.

### Switch Node (V<sub>SWH</sub> and PHASE)

The switch node,  $V_{SWH}$ , is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node,  $V_{SWH}$ . This pin is to be used exclusively as the return pin for the BOOT capacitor. A 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET in the event that  $V_{CIN}$  goes to zero while  $V_{IN}$  is still applied.

### Ground Connections (C<sub>GND</sub> and P<sub>GND</sub>)

 $P_{GND}$  (power ground) should be externally connected to  $C_{GND}$  (control signal ground). The layout of the printed circuit board should be such that the inductance separating  $C_{GND}$  and  $P_{GND}$  is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V.

## Control and Drive Supply Voltage Input (VDRV, VCIN)

 $V_{\text{CIN}}$  is the bias supply for the gate drive control IC.  $V_{\text{DRV}}$  is the bias supply for the gate drivers. It is recommended to separate these pins through a resistor. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

#### **Bootstrap Circuit (BOOT)**

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

#### **Shoot-Through Protection and Adaptive Dead Time**

The SiC521 and SiC521A have an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high-side and low-side MOSFETs are not turned ON at the same time. The adaptive dead time control operates as follows. The high-side and low-side gate voltages are monitored to prevent the MOSFET turning ON from tuning ON until the other MOSFET's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOSFET is completely OFF, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature.

#### **Under Voltage Lockout (UVLO)**

During the start up cycle, the UVLO disables the gate drive, holding high-side and low-side MOSFET gates low, until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC521 and SiC521A also incorporate logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device. As an added precaution, a 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET.



## **FUNCTIONAL BLOCK DIAGRAM**




Fig. 3 - SiC521 and SiC521A Functional Block Diagram

DEVICE TRUTH TABLE						
ZCD_EN#	PWM	GH	GL			
L	L	L	$H, I_L > 0A$ $L, I_L < 0A$			
L	Н	Н	L			
L	Tri-state	L	L			
Н	L	L	Н			
Н	Н	Н	L			
Н	Tri-state	L	L			

## **PWM TIMING DIAGRAM**




Fig. 4 - Definition of PWM Logic and Tri-State



## **ELECTRICAL CHARACTERISTICS**

Test condition:  $V_{IN} = 12 \text{ V}$ ,  $V_{DRV} = V_{CIN} = 5 \text{ V}$ ,  $ZCD\_EN# = 5 \text{ V}$ ,  $V_{OUT} = 1 \text{ V}$ ,  $L_{OUT} = 360 \text{ nH}$ , (DCR =  $0.32 \text{ m}\Omega$ ),  $T_A = 25 ^{\circ}\text{C}$  (All power loss and normalized power loss curves show SiC521 and SiC521A losses only unless otherwise stated)




Fig. 5 - Efficiency vs. Output Current




Fig. 6 - Efficiency vs. Output Current




Fig. 7 - UVLO Threshold vs. Temperature




Fig. 8 - Power Loss vs. Output Current




Fig. 9 - Safe Operating Area




Fig. 10 - BOOT Diode Forward Voltage vs. Temperature






Fig. 11 - PWM Threshold vs. Temperature (SiC521A)




Fig. 12 - PWM Threshold vs. Temperature (SiC521)




Fig. 13 - ZCD\_EN# Threshold vs. Temperature




Fig. 14 - PWM Threshold vs. Driver Supply Voltage (SiC521A)




Fig. 15 - PWM Threshold vs. Driver Supply Voltage (SiC521)




Fig. 16 - ZCD\_EN# Threshold vs. Driver Supply Voltage






Fig. 17 - ZCD\_EN# Pull-Up Current vs. Temperature





Fig. 18 - Driver Quiescent Current vs. Temperature


#### **PCB LAYOUT RECOMMENDATIONS**

Step 1: VIN / PGND Planes and Decoupling



- 1. Layout  $V_{\text{IN}}$  and  $P_{\text{GND}}$  planes as shown above.
- 2. Ceramic capacitors should be placed directly between  $V_{\text{IN}}$  and  $P_{\text{GND}}$ , and very close to the device for best decoupling effect.
- Different values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603, 0402.
- Smaller capacitance values, placed closer to the devices, V<sub>IN</sub> pin(s), results in better high frequency noise absorbing.

Step 2: V<sub>SWH</sub> Plane




- Connect output inductor to IC with large plane to lower resistance.
- V<sub>SWH</sub> plane also serves as a heat-sink for low-side MOSFET. Make the plane wide and short to achieve the best thermal path.
- 3. If any snubber network is required, place the components as shown above and the network can be placed at bottom.

www.vishay.com


Vishay Siliconix

Step 3: V<sub>CIN</sub> / V<sub>DRV</sub> Input Filter




- The V<sub>CIN</sub> / V<sub>DRV</sub> input filter ceramic cap should be placed as close as possible to the IC. It is recommended to connect two capacitors separately.
- V<sub>CIN</sub> capacitor should be placed between pin 2 and pin 3 (A<sub>GND</sub> of driver IC) to achieve best noise filtering.
- 3. V<sub>DRV</sub> capacitor should be placed between pin 20 (P<sub>GND</sub> of driver IC) and pin 21 to provide maximum instantaneous driver current for low side MOSFET during switching cycle.
- For connecting V<sub>CIN</sub> to A<sub>GND</sub>, it is recommended to use a large plane to reduce parasitic inductance.

**Step 4: BOOT Resistor and Capacitor Placement** 




- 1. The components need to be placed as close as possible to IC, directly between PHASE (pin 5) and BOOT (pin 4).
- To reduce parasitic inductance, chip size 0402 can be used.

## Step 5: Signal Routing



- 1. Route the PWM and ZCD\_EN# signal traces out of the top left corner next to pin 1.
- The PWM signal is an important signal, both signal and return traces should not cross any power nodes on any laver.
- It is best to "shield" these traces from power switching nodes, e.g. V<sub>SWH</sub>, with a GND island to improve signal integrity.
- GL (pin 19) has been connected with GL pad (pin 24) internally.


### **Step 6: Adding Thermal Relief Vias**



- 1. Thermal relief vias can be added on the  $V_{\text{IN}}$  and  $A_{\text{GND}}$  pads to utilize inner layers for high-current and thermal dissipation.
- 2. To achieve better thermal performance, additional vias can be placed on  $V_{\text{IN}}$  plane and  $P_{\text{GND}}$  plane.
- 3. V<sub>SWH</sub> pad is a noise source, it is not recommended to place vias on this pad.
- 4. 8 mil vias for pads and 10 mils vias for planes are the optimal via sizes. Vias on pad may drain solder during assembly and cause assembly issues. Consult with the assembly house for guidelines.





## **Step 7: Ground Connection**



- 1. It is recommended to make a single connection between  $A_{GND}$  and  $P_{GND}$  which can be made on the top layer.
- 2. It is recommended to make the entire first inner layer (below top layer) the ground plane and separate them into  $A_{\text{GND}}$  and  $P_{\text{GND}}$  planes.
- 3. These ground planes provide shielding between noise sources on top layer and signal traces on bottom layer.

## RECOMMENDED LAND PATTERN POWERPAK® MLP4535-22L






All dimensions in millimeters




## **PACKAGE OUTLINE DRAWING MLP4535-22L**



DIM.	MILLIMETERS		INCHES				
DIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031	
A1	0.00	-	0.05	0.000	-	0.002	
A2		0.20 ref.			0.008 ref.		
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110	
D		4.50 BSC			0.177 BSC		
е		0.50 BSC			0.019 BSC		
Е		3.50 BSC			0.137 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017	
N (3)		22			22		
Nd <sup>(3)</sup>		6			6		
Ne <sup>(3)</sup>		5			5		
D1-1	0.35	0.40	0.45	0.013	0.015	0.017	
D1-2	0.15	0.20	0.25	0.005	0.007	0.009	
D2-1	1.02	1.07	1.12	0.040	0.042	0.044	
D2-2	1.02	1.07	1.12	0.040	0.042	0.044	
D2-3	1.47	1.52	1.57	0.057	0.059	0.061	
D2-4	0.25	0.30	0.35	0.009	0.011	0.013	
E1-1	1.095	1.145	1.195	0.043	0.045	0.047	
E1-2	2.67	2.72	2.77	0.105	0.107	0.109	
E1-3	0.35	0.40	0.45	0.013	0.015	0.017	
E1-4	1.85	1.90	1.95	0.072	0.074	0.076	
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076	
E2-1	3.05	3.10	3.15	0.120	0.122	0.124	
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458	
E2-3	0.695	0.745	0.795	0.027	0.029	0.031	
E2-4	0.40	0.45	0.50	0.015	0.017	0.019	
K1	0.40 BSC			0.015 BSC			
K2	0.07 BSC			0.002 BSC			
K3		0.05 BSC			0.001 BSC		
K4		0.40 BSC			0.015 BSC		

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?62989">www.vishay.com/ppg?62989</a>.

## MLP 4.5 x 3.5-22L BWL Case Outline



DIM	MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2		0.20 ref.			0.008 ref.	
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110
D		4.50 BSC			0.177 BSC	
е		0.50 BSC			0.019 BSC	
Е		3.50 BSC			0.137 BSC	
L	0.35	0.40	0.45	0.013	0.015	0.017
N (3)		22			22	
Nd <sup>(3)</sup>		6			6	
Ne <sup>(3)</sup>		5		5		
D1-1	0.35	0.40	0.45	0.013	0.015	0.017
D1-2	0.15	0.20	0.25	0.005	0.007	0.009
D2-1	1.02	1.07	1.12	0.040	0.042	0.044
D2-2	1.02	1.07	1.12	0.040	0.042	0.044
D2-3	1.47	1.52	1.57	0.057	0.059	0.061
D2-4	0.25	0.30	0.35	0.009	0.011	0.013
E1-1	1.095	1.145	1.195	0.043	0.045	0.047
E1-2	2.67	2.72	2.77	0.105	0.107	0.109
E1-3	0.35	0.40	0.45	0.013	0.015	0.017
E1-4	1.85	1.90	1.95	0.072	0.074	0.076
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076
E2-1	3.05	3.10	3.15	0.120	0.122	0.124
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458
E2-3	0.695	0.745	0.795	0.027	0.029	0.031
E2-4	0.40	0.45	0.50	0.015	0.017	0.019
K1	0.40 BSC		0.015 BSC			
K2		0.07 BSC		0.002 BSC		
K3		0.05 BSC		0.001 BSC		
K4		0.40 BSC			0.015 BSC	

Revision: 20-Oct-14 1 Document Number: 67234

# **Package Information**



www.vishay.com

Vishay Siliconix

#### **Notes**

- 1. Use millimeters as the primary measurement
- 2. Dimensioning and tolerances conform to ASME Y14.5M. 1994
- 3. N is the number of terminals,

Nd is the number of terminals in X-direction and

Ne is the number of terminals in Y-direction.

- 4. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- 5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- 6. Exact shape and size of this feature is optional
- 7. Package warpage max. 0.08 mm
- 8. Applied only for terminals


T14-0626-Rev. A, 20-Oct-14


DWG: 6028






# Recommended Land Pattern PowerPAK® MLP4535-22L





Land pattern



All dimensions in millimeters



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by Vishay manufacturer:

Other Similar products are found below:

00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 011003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24
00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000 60100564
01312 0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P
6131-220-21149P 6131-260-2358P 6131-265-11149P