
COMPLIANT HALOGEN

FREE



# **E Series Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	S (V) at T <sub>J</sub> max. 650				
$R_{DS(on)}$ max. (Ω) at 25 °C $V_{GS} = 10 \text{ V}$ 0.09					
Q <sub>g</sub> max. (nC)	150				
Q <sub>gs</sub> (nC)	24				
Q <sub>gd</sub> (nC)	42				
Configuration	Single				



#### **FEATURES**

- Low figure-of-merit (FOM): Ron x Qg
- Low input capacitance (C<sub>iss</sub>)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>a</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ORDERING INFORMATION			
Package	D <sup>2</sup> PAK (TO-263)		
Lead (Pb)-free	SiHB33N60E-E3		
	SiHB33N60E-GE3		
Lead (Pb)-free and Halogen-free	SiHB33N60ET5-GE3		
	SiHB33N60ET1-GE3		

ABSOLUTE MAXIMUM RATINGS ( $T_C$	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			$V_{DS}$	600	V
Gate-Source Voltage			$V_{GS}$	± 30	7 v
Continuous Drain Current /T 150 °C\	\/ at 10.\/	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I <sub>D</sub>	33	А
Continuous Drain Current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C		21	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	88	ſ
Linear Derating Factor				2.2	W/°C
Single Pulse Avalanche Energy b			E <sub>AS</sub>	793	mJ
Maximum Power Dissipation			$P_{D}$	278	W
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope V <sub>DS</sub> = 0 V to 80 % V <sub>DS</sub>			dV/dt	70	1//20
Reverse Diode dV/dt <sup>d</sup>				12	- V/ns
Soldering Recommendations (Peak temperature) c for 10 s				300	°C

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 7.5 A.
- c. 1.6 mm from case.
- d.  $I_{SD} \le I_D$ ,  $dI/dt = 100 \text{ A/}\mu\text{s}$ , starting  $T_J = 25 \,^{\circ}\text{C}$ .



Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	0.45	G/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub>	= 0 V, I <sub>D</sub> = 250 μA	600	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.71	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> :	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Cata Cauraa Laakaaa			V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 V	-	-	± 1	μΑ
Zovo Coto Voltago Dvoin Cuvvent	1	V <sub>DS</sub> =	= 600 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 480 \	/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 16.5 A	-	0.083	0.099	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> =	= 30 V, I <sub>D</sub> = 16.5 A	1	11	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$ ,	-	3508	-	
Output Capacitance	Coss	1	$V_{DS} = 100 V,$	1	156	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	1	f = 1 MHz		6	_	pF
Effective Output Capacitance, Energy Related <sup>b</sup>	C <sub>o(er)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 V to 480 V		-	136	-	
Effective Output Capacitance, Time Related c	C <sub>o(tr)</sub>			-	468	-	
Total Gate Charge	Qq			-	100	150	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{GS} = 10 \text{ V}$ $I_{D} = 16.5 \text{ A}, V_{DS} = 480 \text{ V}$		24	-	nC
Gate-Drain Charge	Q <sub>gd</sub>	1		-	42	-	1
Turn-On Delay Time	t <sub>d(on)</sub>			1	28	56	1
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 16.5 A		-	60	90	
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_g = 1$	9.1 $\Omega$ , $V_{GS} = 10 \text{ V}$	-	99	150	ns ns
Fall Time	t <sub>f</sub>	7		-	54	80	
Gate Input Resistance	$R_g$	f = 1 MHz, open drain		0.2	0.7	1.0	Ω
Drain-Source Body Diode Characteristic	s	-					
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	33	
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	88	- A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 16.5 A, V <sub>GS</sub> = 0 V		-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = I <sub>S</sub> , dI/dt = 100 A/ $\mu$ s, V <sub>R</sub> = 20 V		-	503	1006	ns
Reverse Recovery Charge	Q <sub>rr</sub>			-	8.5	17	μC
Reverse Recovery Current	I <sub>RRM</sub>			-	26	-	A

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .
- c.  $C_{oss(tr)}$  is a fixed capacitance that gives the charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage





Fig. 6 -  $C_{OSS}$  and  $E_{OSS}$  vs.  $V_{DS}$ 





www.vishay.com

Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Typical Drain-to-Source Voltage vs. Temperature






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit






Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91524">www.vishay.com/ppg?91524</a>.





### **TO-263AB (HIGH VOLTAGE)**







	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	ı
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

#### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





## RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



# **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF