
Vishay Siliconix

COMPLIANT

HALOGEN

**FREE** 

## **E Series Power MOSFET**



PRODUCT SUMMARY		
$V_{DS}$ (V) at $T_J$ max.	65	50
R <sub>DS(on)</sub> typ. (Ω) at 25 °C	$V_{GS} = 10 \text{ V}$	1.3
Q <sub>g</sub> max. (nC)	7.	5
Q <sub>gs</sub> (nC)	1	
Q <sub>gd</sub> (nC)	3	3
Configuration	Sin	gle

#### **FEATURES**

- 4<sup>th</sup> generation E series technology
- Low figure-of-merit (FOM) R<sub>on</sub> x Q<sub>g</sub>
- Low effective capacitance (Co(er))
- · Reduced switching and conduction losses
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

### **APPLICATIONS**

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Solar (PV inverters)

ORDERING INFORMATION	
Package	DPAK (TO-252)
Lead (Pb)-free and halogen-free	SiHD1K4N60E-GE3

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			$V_{DS}$	600	V	
Gate-source voltage		$V_{GS}$	± 30	V		
Continuous drain surrent /T 150 °C\	V <sub>GS</sub> at 10 V	$T_{\rm C} = 25  ^{\circ}{\rm C}$ $T_{\rm C} = 100  ^{\circ}{\rm C}$		4.2		
Continuous drain current (T <sub>J</sub> = 150 °C)	VGS at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	2.6	Α	
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	5		
Linear derating factor				0.5	W/°C	
Single pulse avalanche energy b		E <sub>AS</sub>	14	mJ		
Maximum power dissipation	7.0		W			
Operating junction and storage temperature ra	inge		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	
Drain-source voltage slope		T <sub>J</sub> = 125 °C	du (dt	70	1//20	
Reverse diode dv/dt d			dv/dt	3	- V/ns	
Soldering recommendations (peak temperature) c For 10 s			260	°C		

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 140 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_q$  = 25  $\Omega$ ,  $I_{AS}$  = 1 A
- c. 1.6 mm from case
- d.  $I_{SD} \le I_D$ , di/dt = 100 A/ $\mu$ s, starting  $T_J = 25$  °C



# Vishay Siliconix

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R <sub>thJA</sub>	-	62	°C/W
Maximum junction-to-case (drain)	$R_{thJC}$	-	2.0	C/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							•
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.68	-	V/°C
Gate-source threshold voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0	-	5.0	V
Cata aguras lagkaga	1	,	$V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
Gate-source leakage	$I_{GSS}$	,	$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μΑ
Zoro goto voltago droip ourrent	1	V <sub>DS</sub> =	600 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 480 V	, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	$I_D = 0.5 A$	-	1.3	1.45	Ω
Forward transconductance a	9 <sub>fs</sub>	V <sub>DS</sub> :	$V_{DS} = 20 \text{ V}, I_{D} = 2.0 \text{ A}$		0.8	-	S
Dynamic							
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V,		-	172	-	pF
Output capacitance	C <sub>oss</sub>	Ţ ,	$V_{DS} = 100 \text{ V},$		19	-	
Reverse transfer capacitance	C <sub>rss</sub>	f = 1 MHz		-	4	-	
Effective output capacitance, energy related <sup>a</sup>	$C_{o(er)}$	V 0V/1- 400 V V 0V		-	12	-	
Effective output capacitance, time related <sup>b</sup>	$C_{o(tr)}$	V <sub>DS</sub> = 0	$V_{DS} = 0 \text{ V to } 480 \text{ V, } V_{GS} = 0 \text{ V}$		50	-	
Total gate charge	Qg			-	5	7.5	
Gate-source charge	$Q_{gs}$	$V_{GS} = 10 \text{ V}$	$I_D = 2.0 \text{ A}, V_{DS} = 480 \text{ V}$	-	1	-	nC
Gate-drain charge	$Q_gd$			-	3	-	
Turn-on delay time	$t_{d(on)}$	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 2.0 A,		-	10	20	
Rise time	t <sub>r</sub>			-	23	46	ns
Turn-off delay time	$t_{d(off)}$	V <sub>GS</sub> =	$V_{GS} = 10 \text{ V}, R_g = 9.1 \Omega$		10	20	115
Fall time	t <sub>f</sub>				22	44	
Gate input resistance	$R_{g}$	f = 1 MHz, open drain		2.1	4.2	8.4	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous source-drain diode current	I <sub>S</sub>	showing the			-	4	
Pulsed diode forward current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	5	A
Diode forward voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 0.5 A, V <sub>GS</sub> = 0 V	-	-	1.2	V
Reverse recovery time	t <sub>rr</sub>			-	222	444	ns
Reverse recovery charge	Q <sub>rr</sub>	$T_J = 25 ^{\circ}\text{C}$ , $I_F = I_S = 0.5 \text{A}$ , $I_F = I_S = 0.5 \text{A}$ , $I_F = 100 \text{A/}\mu\text{s}$ , $I_F = 100 \text{A/}\mu\text{s}$		-	0.8	1.6	μC
Reverse recovery current	I <sub>RRM</sub>			-	5.6	-	A

#### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$
- b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Coss and Eoss vs. VDS






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area

#### Note

a. V<sub>GS</sub> > minimum V<sub>GS</sub> at which R<sub>DS(on)</sub> is specified




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dv/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?92125">www.vishay.com/ppg?92125</a>.



### **TO-252AA (HIGH VOLTAGE)**



	MILLI	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
Е	6.40	6.73	0.252	0.265	
L	1.40	1.77	0.055	0.070	
L1	2.743 REF		0.108 REF		
L2	0.50	8 BSC	0.020 BSC		
L3	0.89	1.27	0.035	0.050	
L4	0.64	1.01	0.025	0.040	
D	6.00	6.22	0.236	0.245	
Н	9.40	10.40	0.370	0.409	
b	0.64	0.88	0.025	0.035	
b2	0.77	1.14	0.030	0.045	
b3	5.21	5.46	0.205	0.215	
е	2.28	2.286 BSC		0.090 BSC	
Α	2.20	2.38	0.087	0.094	
A1	0.00	0.13	0.000	0.005	
С	0.45	0.60	0.018	0.024	
c2	0.45	0.58	0.018	0.023	
D1	5.30	-	0.209	-	
E1	4.40	-	0.173	-	
θ	0'	10'	0'	10'	

ECN: S-81965-Rev. A, 15-Sep-08

DWG: 5973

#### Notes

- 1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.
- 2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
- 3. The package top may be smaller than the package bottom.
- 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Document Number: 91344 www.vishay.com Revision: 15-Sep-08



## **RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF