## WD1038DH

High Efficiency 5V, 3A continuous, 1.5 MHz Synchronous Step-Down Regulator

## Descriptions

WD1038DH is a high efficiency 1.5 MHz synchronous step-Down DC/DC regulator capable of delivering up to 3 A output current. It can operate over a wide input voltage range from 2.7 V to 5.5 V and integrate main switch and synchronous switch with very low Rdson to minimize the conduction loss.

WD1038DH also provides over temperature protection (OTP), under-voltage lockout (UVLO), Vout short protection.

The WD1038DH is available in the DFN2x2-8L package. Standard product is Pb-Free and Halogen-Free.

## Features

- Low Rdson internal Switches (top/bottom): 80/70m $\Omega$
- 2.7-5.5V input voltage range
- 3A continuous load current capability
- 1.5 MHz switching frequency minimizes the external components
- 35 uA low quiescent current
- Internal soft-start limits the inrush current
- Peak Current Mode Control
- 100\% Duty-Cycle Mode
- Power-Good Output


## Applications

- Smart Phones
- TV
- Set Top Box and OTT box
- Access Point Router


DFN2x2-8L Package


Pin configuration (Top view)


Order information

| Device | Package | Shipping |
| :---: | :---: | :---: |
| WD1038DH-8/TR | DFN2x2-8L | 3000/Reel\&Tape |

Http//:www.sh-willsemi.com

## Typical Applications



Fig1 Schematic Diagram

## Pin Descriptions

| Pin Name | Pin Number | Pin Description |
| :---: | :---: | :--- |
| FB | 1 | Feedback pin. Connected to the feedback resistor for adjustable <br> version or VOUT for fix output version. |
| PG | 2 | Power good indicator. The output of this pin is an open-drain with <br> external pull-up resistor. PG is pulled up when the FB voltage is within <br> $90 \%$, otherwise it is LOW. |
| IN | 3 | Input pin. Decouple this pin to GND with at least 10uF ceramic Cap. |
| PGND | 4 | Power Ground. |
| NC | 5 | No Internal Connection. |
| LX | 6 | Inductor pin. |
| EN | 7 | Enable Control. Pull high to turn on. Do not leave it floating . |
| SGND | 8 | Signal Ground. |
| Exposed Pad |  | The exposed pad must be soldered to a large PCB and connected to <br> PGND for maximum power dissipation. |

Absolute Maximum Ratings ${ }^{(1)}$

| Parameter | MIN | MAX | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply VCC | -0.3 | 6.5 | V |
| Others Pins | -0.3 | $\mathrm{VCC}+0.6$ | V |
| Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, DFN2X2-8L |  | 2.19 | W |
| Package Thermal Resistance $\mathrm{T}_{\mathrm{JA}}$ |  | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package Thermal Resistance TJc |  | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction Temperature TJ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering,10 sec) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| Parameter | MIN | MAX | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply VCC | 2.7 | 5.5 | $\mathrm{~V}^{\prime}$ |
| Junction temperature $\mathrm{T}_{\mathrm{J}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Electronics Characteristics

Unless otherwise specified: limits for typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and minimum and maximum limits apply over the operating ambient temperature range $\left(-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}\right)$; VIN $=4.2 \mathrm{~V}$, Vout $=2.5 \mathrm{~V}, \mathrm{~L} 1=1 \mathrm{uH}, \mathrm{Cout}=22 \mathrm{uF}$.

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Voltage Range | VIN |  | 2.7 |  | 5.5 | V |
| VIN Under Voltage Lockout | Vuvio-H | VIN Rising |  | 2.45 |  | V |
|  | Vuvio-L | VIN Falling |  | 2.35 |  | V |
| Quiescent Current | lQ | Switching |  | 35 |  | uA |
|  |  | $\mathrm{V}_{\mathrm{FB}}=0.63 \mathrm{~V}$, Non Switching |  | 27 |  |  |
| Shutdown Current | ISD | $\mathrm{V}_{\mathrm{EN}}=\mathrm{GND}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Feedback Reference | Vref |  | 0.588 | 0.6 | 0.612 | V |
| Line Regulation | $\Delta$ Vout / $\Delta$ VIN |  |  | 0.35 |  | \%/V |
| PFET Rdson | Rdson P |  |  | 80 |  |  |
| NFET Rdson | Rdson N |  |  | 70 |  | m |
| PFET Current Limit | ILIMT |  |  | 4.5 |  | A |
| Oscillator Frequency | Fosc |  |  | 1.5 |  | MHz |
| Max Duty Cycle |  |  |  | 100 |  | \% |
| Soft Start Time |  |  |  | 800 |  | uS |
| Power on delay time |  |  |  | 25 |  | uS |
| Input OVP shutdown | Vovp | Rising |  | 6.4 |  | V |
|  |  | Falling | 5.7 | 6.1 |  | V |
| Over Volatage Protection Blanking Time |  |  |  | 20 |  | uS |
| Thermal Shutdown |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |
| EN Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.4 | V |
| EN Input HIGH Voltage | $\mathrm{V}_{\text {IH }}$ |  | 1.4 |  |  | V |

## Typical Characteristics

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}, \mathrm{Cout}^{2}=22 \mu \mathrm{~F}, \mathrm{~L} 1=1 \mu \mathrm{H}\right.$, unless otherwise noted)



Supply Current vs. Input Voltage


Frequency vs. Temperature


Shutdown Current vs. Input Voltage


$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{VO}=1.8 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V}, I \mathrm{O}=2 \mathrm{~A}, \mathrm{EN}$ On

$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{VO}=1.8 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V}, \mathrm{IO}=1 \mathrm{~A}, \mathrm{EN}$ Off



Ripple: VIN=5.0V, VO=0.6V, EN=3.6V $I O=1 \mathrm{~A}$


Ripple : VIN=5.0V, VO=0.6V, EN=3.6V $1 \mathrm{O}=2 \mathrm{~A}$


Ripple : VIN=5.0V, VO=1.8V, EN=3.6V $I O=1 \mathrm{~A}$
Ripple : $\mathrm{VIN}=5.0 \mathrm{~V}, \mathrm{VO}=1.8 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V} \quad \mathrm{O}=2 \mathrm{~A}$


$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{VO}=1.8 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V}$ VOUT short

## Operation Information

WD1038DH is a high efficiency 1.5 MHz synchronous Step-Down DC/DC regulator IC capable of delivering up to 3A output current. It can operate over a wide input voltage range from 2.7 V to 5.5 V and integrate main switch and synchronous switch with very low Rdson to minimize the conduction loss.

## Application Information

Because of the high integration in the WD1038DH IC, the application circuit based on this regulator IC is rather simple. Only input capacitor Cin, output capacitor Cout, output inductor $L$ and feedback resistors ( $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ ) need to be selected for the targeted applications specifications.

## Feedback resistor dividers $\mathbf{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ :

Choose RH and RL to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose larger resistance values for both $R_{H}$ and $R_{L}$. A value of between $100 \mathrm{k} \Omega$ and $1 \mathrm{M} \Omega$ is highly recommended for both resistors. If $R_{L}=120 k \Omega$ is chosen, then $R_{H}$ can be calculated to be:

$$
\mathrm{R}_{\mathrm{H}}=\frac{\left(\mathrm{V}_{\text {out }}-0.6 \mathrm{~V}\right) * \mathrm{R}_{\mathrm{L}}}{0.6 \mathrm{~V}}
$$

## Input capacitor $\mathrm{C}_{\mathrm{IN}}$ :

A Typical X7R or better grade ceramic capacitor with 10 V rating and greater than 10 uF capacitor is recommended. To minimize the potential noise problem, place this ceramic capacitor really close to the VIN and GND pins. Care should be taken to minimize the loop area formed by $\mathrm{C}_{\mathrm{IN}}$, and VIN/GND pins.

## Output inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired
ripple current. It is suggested to choose the ripple current to be about $40 \%$ of the maximum output current. The inductance is calculated as:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{OUT}}\left(1-\mathrm{V}_{\mathrm{out}} / \mathrm{V}_{\mathrm{IN}, \mathrm{MAX}}\right)}{\mathrm{F}_{\mathrm{SW}} \times \mathrm{I}_{\mathrm{OUT}, \mathrm{MAX} \times 40 \%}}
$$

Where Fsw is the switching frequency and lout, max is the maximum load current.
2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$
\mathrm{I}_{\mathrm{SAT}, \mathrm{MIN}}>\mathrm{I}_{\mathrm{OUT}, \mathrm{MAX}}+\frac{\mathrm{V}_{\mathrm{OUT}}\left(1-\mathrm{V}_{\mathrm{out}} / \mathrm{V}_{\mathrm{IN}, \mathrm{MAX}}\right)}{2 * \mathrm{~F}_{\mathrm{SW}} * \mathrm{~L}}
$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with $\mathrm{DCR}<25 \mathrm{~m} \Omega$ to achieve a good overall efficiency.

## Inductor vs. Output Capacitor:

The ripple base control strategy need very little COUT to confirm stability. Too large inductor and COUT will lead to instability.

## Power good:

The WD1038DH has a power good output. The PG pin goes high impedance once the output is above $90 \%$ and below $110 \%$ of the nominal voltage, and is driven low once the output voltage falls below typically $85 \%$ or above $115 \%$ of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA . The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V . The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

## OCP and SCP protection :

With load current increasing, the PFET current will get higher till reach the current limit of PFET. The

PFET current limit will turn off the PFET till the next clock is coming. If the load current continues to increase, the output voltage will drop. When the output voltage falls below $30 \%$ of the regulation level, output short is detected and the IC will work in hiccup mode. During the hiccup, the regulator waits every 8 soft-start time before a soft-start. If at the time of soft-start finish, VOUT is still below $30 \%$ of the regulation level, the regulator will wait another 8 soft-start time before another soft-start. The hiccup reduces the power dissipation of the IC under short circuit conditions. If the hard short is removed, IC will go back to normal operation.

## Layout Consideration

The layout design of WD1038DH regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: $\mathrm{Cin}, \mathrm{L}, \mathrm{R}_{\mathrm{H}}$ and

RL.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable. Reasonable vias are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance.
2) Cin must be close to Pins VIN and GND. The loop area formed by Cin and GND must be minimized. Cout must be close to the Chip, too.
3) The PCB copper area associated with SW pin must be minimized to avoid the potential noise problem.
4) The components $R_{H}$ and $R_{L}$, and the trace connecting to the FB pin must NOT be adjacent to the SW net on the PCB layout to avoid the noise problem.

PACKAGE OUTLINE DIMENSIONS
DFN2x2-8L


TOP VIEW


SIDE VIEW


BOTTOM VIEW

| Symbol | Dimensions in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.50 | 0.55 | 0.60 |
| A1 | 0.00 |  | 0.05 |
| A3 |  | $0.15 R$ ef |  |
| D | 1.90 | 2.00 | 2.10 |
| E | 1.90 | 2.00 | 2.10 |
| D1 | 1.60 | 1.70 | 1.80 |
| E1 | 0.80 | 0.90 | 1.00 |
| k | 0.20 | - | - |
| b | 0.15 | 0.20 | 0.25 |
| e |  | 0.50 BSC |  |
| L | 0.25 | 0.30 | 0.35 |

TAPE AND REEL INFORMATION

Reel Dimensions


Quadrant Assignments For PIN1 Orientation In Tape


User Direction of Feed

| RD | Reel Dimension | $\nabla$ 7inch 「 13inch |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W | Overall width of the carrier tape | V 8mm | $\ulcorner 12 \mathrm{~mm}$ | $\ulcorner 16 \mathrm{~mm}$ |  |
| P1 | Pitch between successive cavity centers | $\ulcorner 2 \mathrm{~mm}$ | $\checkmark 4 \mathrm{~mm}$ | $\ulcorner 8 \mathrm{~mm}$ |  |
| Pin1 | Pin1 Quadrant | - Q1 | $\ulcorner\mathrm{Q} 2$ | $\ulcorner$ Q3 | $\ulcorner\mathrm{Q} 4$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Will Semiconductor manufacturer:
Other Similar products are found below :
NCP1218AD65R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG NCP81205MNTXG SJE6600 AZ7500BMTR-E1 SG3845DM NCP1250BP65G NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81206MNTXG NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NCP1230P100G NX2124CSTR SG2845M NCP1366BABAYDR2G NCP81101MNTXG NCP81174NMNTXG NCP4308DMTTWG NCP4308AMTTWG NCP1366AABAYDR2G NCP1251FSN65T1G NCP1246BLD065R2G MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G NCP1246ALD065R2G AZ494AP-E1 CR1510-10 NCP4205MNTXG XRP6141ELTR-F RY8017 LP6260SQVF LP6298QVF ISL6121LIB ISL6225CA ISL6244HRZ ISL6268CAZ ISL6315IRZ ISL6420AIAZ-TK ISL6420AIRZ ISL6420IAZ ISL6421ERZ

