## WS4639

## Configurable Reset Timer with Integrated Load Switch

## Descriptions

The WS4639 is both a timer for resetting a mobile device and an advanced load management switches for applications requiring a highly integrated solution. Output auto-discharge while the device shutdown made output voltage off quickly. Thermal shutdown function can protect the device and load.

The WS4639 is available in CSP-12L package. Standard product is Pb -free and Halogen-free.

## Features

- Input voltage range :1.8~5.5V
- Main switch Ron $: 23 \mathrm{~m} \Omega$ @ $\mathrm{V}_{\mathrm{BAT}}=3.8 \mathrm{~V}$, Typ.
- Continue output current :

> 3.8A (JEDEC 2S2P, No VIA)
> 4.5A (JEDEC 2S2P, Thermal VIA)

- Slew Rate / Inrush Control with $t_{\text {R }}$ 2.7ms (Typ.)
- Factory Programmed Reset Delay: 7.5s
- Factory Programmed Reset Pulse: 400 ms
- Factory Customized Turn-on Time: 2.3s
- Factory Customized Turn-off Delay: 7.3s
- Adjustable Reset Delay Option with External Resistor
- Zero-Second Test-Mode Enable
- Over-Voltage Protection: Allow Input Pins > VBAT


## Applications

- Smart Phones
- Tablet PCs

Http//:www.sh-willsemi.com

(Top View)

(Bottom View) Pin configuration


39 = Device code
Y = Year code
W = Week code
Marking

Order information

| Device | Package | Shipping |
| :---: | :---: | :---: |
| WS4639FC-12/TR | CSP-12L | 3000/Reel\&Tape |
|  | $(1.16 * 1.56)$ |  |

## Typical Applications

Remark:
1, D1 is Surge/ESD protection device, ESD5651N is strongly recommended to be used for VBAT surge protection
2, R1 is for reset delay adjustment. Refer to table4 of datasheet for detail information


Figure 1. Typical Application without power path system


Remark:
1, D1 is Surge/ESD protection device, ESD5651N is strongly recommended to be used for VBAT surge protection
2, R1 is for reset delay adjustment. Refer to table4 of datasheet for detail information

Figure 2. Typical Application with power path system

## Pin Descriptions

| Pin Number | Symbol | Descriptions | Zero-Second Factory <br> Test-Mode ${ }^{(1)}$ |
| :---: | :---: | :--- | :--- |
| A1, A2, A3 | VOUT | Switch Output | Switch Output |
| B1, B2, B3 | VBAT | Supply Input | Supply Input |
| C1 | GND | Ground | Ground |
| C2 | DSR | Delay selection input, connected to GPIO with <br> $100 \mathrm{~K} \Omega$ pull-up or to VBAT directly without <br> pull-up resistor | Logic Low Level |
| C3 | ISR0 | Power-on or reset input, active LOW | Logic Low Level |
| D1 | DELAY_ADJ | Reset delay adjustment, Must tie to VBAT <br> directly if not used. To adjust the reset delay, a <br> resistor (RADJ) is connected between this pin <br> and ground | Connect to VBAT or GND |
| D2 | OFF | Load switch disable, Rising Edge Triggered, <br> changes load switch from ON state to OFF <br> state | NA |
| D3 | SYS_WAKE | System wake-up input, changes load switch <br> from OFF state to ON state | NA |

Note: (1) Zero-Second Factory Test-Mode applies only to tvon and tpHL1.

## Block Diagram



Figure 3. Block Diagram

Absolute maximum ratings

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| VBAT VOUT pin voltage range | $\mathrm{V}_{\text {BAT }}, \mathrm{V}_{\text {OUT }}$ | $-0.3 \sim 6.5$ | V |
| Other pin voltage range | V | $-0.3 \sim 5.5$ | V |
| Power Dissipation @25 ${ }^{\circ} \mathrm{C}$, (lout $\left.=4.5 \mathrm{~A}\right)$ | $\mathrm{P}_{\mathrm{D}}$ | 0.34 | W |
| Junction-to-Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ | 85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance | $\theta_{\mathrm{JC}}$ | 48 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction temperature | $\mathrm{T}_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature(Soldering, 10s) | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| VBAT VOUT Pin ESD Ratings | HBM | 10000 | V |
|  | CDM | 2000 | V |
| All other Pins ESD Ratings | HBM | 8000 | V |
|  | CDM | 2000 | V |

These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## Recommend Operating Conditions

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| VBAT pin voltage range $^{(1)}$ | $\mathrm{V}_{\text {BAT }}$ | $1.8 \sim 5.5$ | V |
| /SR0, DSR, OFF, VOUT pin voltage range | V | $0 \sim 5.5$ | V |
| SYS_WAKE pin voltage range |  | $0 \sim$ VBAT | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | $-40 \sim 85$ | ${ }^{\circ} \mathrm{C}$ |

Note: (1) When input pin have a voltage, ban VBAT float

DC Electronics Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, unless otherwise noted)

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Operation |  |  |  |  |  |  |  |
| Off Supply Current | loff | $\begin{aligned} & \mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}, \\ & \text { Vout }^{\text {OPpen, }} \\ & \text { Load Switch = OFF } \end{aligned}$ | Ta $=25^{\circ} \mathrm{C}$ |  | 0.2 | 1 | uA |
|  |  |  | Ta=-40~85 ${ }^{\circ} \mathrm{C}$ |  |  | 3 | uA |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}, \\ \mathrm{~V}_{\text {out }}=\mathrm{GND}, \\ \text { Load Switch = OFF } \\ \hline \end{array}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.2 | 1 | uA |
|  |  |  | Ta $=-40 \sim 85^{\circ} \mathrm{C}$ |  |  | 3 | uA |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {BAT }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {out }}=\mathrm{GND}, \\ & \text { Load Switch = OFF } \end{aligned}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1 | uA |
|  |  |  | Ta=-40~85 ${ }^{\circ} \mathrm{C}$ |  |  | 3 | uA |
| On Resistance | $\mathrm{R}_{\text {on }}$ | $\mathrm{V}_{\text {BAT }}=5.5 \mathrm{~V}$, $\mathrm{lout}^{\text {a }} 1 \mathrm{~A}^{(1)}$ |  |  | 20 | 24 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, $\mathrm{lout}=1 \mathrm{~A}{ }^{(1)}$ |  |  | 21 | 25 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=3.8 \mathrm{~V}$, lout $=500 \mathrm{~mA}^{(1)}$ |  |  | 23 | 28 | mo |
|  |  | $\mathrm{V}_{\text {BAT }}=3.3 \mathrm{~V}$, lout $=500 \mathrm{~mA}^{(1)}$ |  |  | 24 | 29 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=2.5 \mathrm{~V}$, lout $=500 \mathrm{~mA}^{(1)}$ |  |  | 28 | 35 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=1.8 \mathrm{~V}$, lout $=250 \mathrm{~mA}^{(1)}$ |  |  | 37 | 45 |  |
| Output Discharge <br> Rpull down | $\mathrm{R}_{\text {PD }}$ | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{OFF}, \mathrm{I}_{\text {FORCE }}=20 \mathrm{~mA}$ |  |  | 65 | 85 | $\Omega$ |
| Input High Voltage ${ }^{(2)}$ | $\mathrm{V}_{1 \mathrm{H}}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {BAT }} \leq 5.5 \mathrm{~V}$ |  | 1.2 |  |  | V |
| Input Low Voltage ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  | 0.4 | V |
| Input Leakage Current ${ }^{(2)}$ | $\mathrm{I}_{\mathrm{N}}$ | $0 V \leq V_{B A T} \leq 5.5 \mathrm{~V}$ |  |  |  | $\pm 1$ | uA |
| Quiescent Current | Icco | $\begin{aligned} & \text { ISR0=5.5V, DSR=5.5V, } \\ & \text { SYS_WAKE }=5.5 \mathrm{~V}, \mathrm{OFF}=\mathrm{GND} \text {, } \\ & \text { lout }=0 \mathrm{~mA}, \mathrm{~V}_{\text {BAT }}=5.5 \mathrm{~V} \text {, Load } \\ & \text { Switch=ON } \end{aligned}$ |  |  | 0.3 | 3 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { ISR0 }=3.8 \mathrm{~V}, \mathrm{DSR}=3.8 \mathrm{~V}, \\ & \text { SYS_WAKE=3.8V, OFF=GND, } \\ & \text { lout }=0 \mathrm{~mA}, \mathrm{~V}_{\text {BAT }}=3.8 \mathrm{~V} \text {, Load } \\ & \text { Switch }=\mathrm{ON} \end{aligned}$ |  |  | 0.1 | 3 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {cct }}$ | $\begin{array}{\|l\|} \hline \text { DSR=OFF=GND, } \\ \text { /SRO }=\text { SYS_WAKE=1.2V, } \\ V_{\text {BAT }}=5.5 \mathrm{~V}, \text { Load Switch }=\mathrm{ON} \\ \hline \end{array}$ |  |  | 2 | 6 | $\mu \mathrm{A}$ |
| Dynamic Supply Current | $I_{\text {cc }}$ | $\begin{aligned} & \text { ISR0=GND, DSR=5.5V, } \\ & V_{\text {BAT }}=5.5 \mathrm{~V} \text {, Load Switch }=\mathrm{ON} \end{aligned}$ |  |  | 20 | 40 | $\mu \mathrm{A}$ |

AC Electronics Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$, unless otherwise noted)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-On and Reset Timing |  |  |  |  |  |  |
| Turn-On Time for Vout | $t_{\text {von }}$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH},$ <br> Figure 19 | 1.8 | 2.3 | 2.8 | S |
| Timer Delay before Reset | $\mathrm{t}_{\text {PHL1 }}$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH},$ <br> Figure 20 | 6.0 | 7.5 | 9.0 | S |
| Reset Timeout Delay of Vout | $\mathrm{t}_{\text {REC } 1}$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$, Figure 20 | 320 | 400 | 480 | ms |
| Load Switch Turn-On Timing |  |  |  |  |  |  |
| Turn-On Delay ${ }^{(3)}$ | $\mathrm{t}_{\text {DON }}$ | $\begin{aligned} & V_{B A T}=4.5 \mathrm{~V}, R_{L}=5 \Omega, C_{L}=100 \mu \mathrm{~F}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Figure } 18 \end{aligned}$ |  | 1.7 |  | ms |
| Vout Rise Time ${ }^{(3)}$ | $t_{R}$ |  |  | 2.7 |  | ms |
| Turn-On Time, SYS_WAKE to Vout | $\mathrm{t}_{\text {ON }}$ |  |  | 4.4 |  | ms |
| Load Switch Turn-Off with Delay |  |  |  |  |  |  |
| Delay to Turn Off Load Switch | $t_{\text {SD }}$ | $\begin{aligned} & V_{\text {BAT }}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \\ & C_{L}=100 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{DSR}=\mathrm{HIGH}, \end{aligned}$ <br> Figure 17 | 5.8 | 7.3 | 8.8 | S |
| Vout Fall Time ${ }^{(3)}$ | $\mathrm{t}_{\mathrm{F}}$ |  |  | 10 |  | ms |
| Turn-Off ${ }^{(4)}$ (5) | $\mathrm{t}_{\text {OFF }}$ |  |  | 7.3 |  | s |
| Load Switch Zero-Second Turn-Off |  |  |  |  |  |  |
| Delay to Turn Off Load Switch | $t_{\text {SD }}$ | $\begin{aligned} & V_{B A T}=4.5 \mathrm{~V}, R_{L}=150 \Omega, \\ & C_{L}=100 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{DSR}=\mathrm{LOW}, \end{aligned}$ <br> Figure 17 |  | 0.6 |  | ms |
| Vout Fall Time ${ }^{(3)}$ | $\mathrm{t}_{\mathrm{F}}$ |  |  | 10 |  | ms |
| Turn-Off ${ }^{(4)}$ (5) | $\mathrm{t}_{\text {OFF }}$ |  |  | 10.6 |  | ms |
| Zero-Second Factory Test Mode |  |  |  |  |  |  |
| Turn-On Time for Vout | $t_{\text {von }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \text {, } \mathrm{V}_{\text {out }}=\mathrm{OFF}, \\ & \mathrm{DSR}=\mathrm{LOW} \text {, Figure } 19 \end{aligned}$ |  | 2 |  | ms |
| Timer Delay before Reset | $\mathrm{t}_{\text {PHL1 }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{~V}_{\text {out }}=\mathrm{ON}, \\ & \mathrm{DSR}=\mathrm{LOW}, \text { Figure } 20 \end{aligned}$ |  | 1 |  | ms |

## Note:

(1) This parameter is guaranteed by design and characterization, RON is tested with different voltage and current conditions in production.
(2) Input pins are /SRO, OFF, DSR, and SYS_WAKE. Input pins should not be floated when VBAT is connected to the power supply.
(3) $t_{O N}=t_{R}+t_{\text {DON }}$.
(4) $t_{\text {OFF }}=t_{F}+t_{\text {SD }}$.
(5) Output discharge enabled during off-state.

Typical Characteristics ( $\mathrm{Ta}=\mathbf{2 5 ^ { \circ }} \mathbf{}$, unless otherwise noted)


Figure 4. Off Supply Current vs. Temperature


Figure 6. Ron vs. Temperature


Figure 8. tvon vs. Temperature


Figure 5. Quiescent Current vs. Temperature


Figure 7. toff vs. Temperature


Figure 9. tpHL1 vs. Temperature


Figure 10. $\mathrm{t}_{\mathrm{REC} 1}$ vs. Temperature


Figure 11. toff
(/SRO $=5 \mathrm{~V}$, Vb bat=DSR $=5 \mathrm{~V}$,OFF=SYS_WAKE=GND)


Figure 13. tpHL1
(/SR0 $=5 \mathrm{~V}$, Vbat=DSR $=5 \mathrm{~V}$,OFF=SYS_WAKE=GND)


Figure 15. tDon
(Cl=100uF,RI=5ohom,Vbat=/SR0=DSR=4.5V,OFF=SYS_WAKE=0V)


Figure 12. tvon
(/SR0 $=5 \mathrm{~V}$, Vbat= $=\mathrm{DSR}=5 \mathrm{~V}$,OFF=SYS_WAKE=GND)


Figure 14. trec
$(/ S R 0=5 \mathrm{~V}, \mathrm{Vbat}=\mathrm{DSR}=5 \mathrm{~V}, \mathrm{OFF}=\mathrm{SYS}$ _WAKE=GND$)$


Figure 16. $\mathrm{t}_{\mathrm{R}}$
$(\mathrm{Cl}=100 \mathrm{uF}, \mathrm{Rl}=50 \mathrm{hom}, \mathrm{Vbat}=/ \mathrm{SR} 0=\mathrm{DSR}=4.5 \mathrm{~V}, \mathrm{OFF}=\mathrm{SYS}$ _WAKE=0V)

## Application Information

## Reset Timer and Advanced Load Management

The WS4639 is both a reset IC and an advanced load management device. A typical application is shown in Figure 1.

## Disconnect PMIC from Battery (Turn Off)

After holding the DSR pin HIGH, changing the OFF pin from LOW to HIGH (rising edge triggered) and holding it HIGH for at least 1 ms , the WS4639 triggers an internal counter to allow a factorycustomized 7.3 s delay before turning off internal load switch. The delay is intended to allow the PMIC to complete a power-down sequence before safely disconnecting from the power supply. However, the turn-off sequence is terminated if a higher priority input is detected in tsD period (see Resolving Input Conflicts).

Alternatively, after holding the DSR pin LOW, changing the OFF pin from LOW to HIGH (rising edge triggered) and holding it HIGH for at least 1 ms , the WS4639 triggers the zero-second turnoff. Delay $t_{s D}$ is significantly reduced to 0.6 ms to avoid the default delay to turn-off load switch (tsd).

With its stringent shutdown current flow, the WS4639 significantly reduces the current drain on a battery when the PMIC is turned off. This preserves the battery power for a longer period when a mobile device is in Shutdown Mode.

## Power On

There are two methods to turn on the load switch to wake up the PMIC. When a HIGH is inserted to the SYS_WAKE pin or when /SR0 is held LOW for $>2.3 \mathrm{~s}$ (see Figure 19), the WS4639 turns on its load switch to allow PMIC to connect to the battery. The reset feature is disabled when VOUT is toggled from OFF to ON. Continuously holding /SR0 LOW do not trigger a reset event. To enable
the reset feature, /SR0 must return to HIGH such that WS4639 resets its internal counter.

## Reset Timer

During normal operation of a mobile device, if a reset operation is needed for mobile equipment holding the power switch, to which /SR0 is connected and is forced LOW, for at least 7.5 s , causes the WS4639 to cut off the supply power to PMIC for 400 ms by turning off the load switch. The WS4639 then automatically turns on the load switch to reconnect the PMIC to battery. This forces PMIC to enter a power-on sequence. If the power switch is released and /SR0 is returned to HIGH within 7.5 s, the WS4639 resets its counter and VOUT remains in ON state, there is no change on VOUT and a reset does not occur.

## Power-On Reset

When WS4639 is connected to a battery (VBAT $\geq$ 1.8 V ), the part enters Power-On Reset (POR) Mode. All internal registers are reset and VOUT is ON at the end of POR sequence (see Table 2).

## Zero-Second Factory Test Mode

WS4639 includes a Zero-Second Factory Test Mode to shorten the turn-on time for VOUT (tvon) and timer delay before reset ( $\mathrm{t}_{\mathrm{PLL}}$ ) for factory testing. When VOUT is OFF, the default turn-on time (tvon) is 2.3 s . If the DSR pin is LOW prior to /SR0 going LOW, the WS4639 bypasses the 2.3 s delay and VOUT changes from OFF to ON immediately. Similarly, default reset delay ( $\mathrm{t}_{\mathrm{PHL} 1}$ ) is 7.5 s . If Vout is ON and the DSR pin is LOW prior to /SR0 going LOW, the IC enters Zero-Second Factory Test Mode and bypasses the default reset delay of 7.5 s , Vout is pulled from ON to OFF immediately. The reset pulse (trect) remains at 400ms in Zero-Second Factory Test Mode. DSR should never be left floating during normal operation.

Table 1. Vout and Input Conditions

| Function | Initial Conditions (t=0 Second) |  |  |  | Associated Delay | $V_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | /SR0 | SYS_WAKE | OFF | DSR |  | Before | After |
| Power-On | LOW | X | X | LOW | tvon $<4 \mathrm{~ms}$ | OFF | ON |
|  | LOW | X | X | HIGH | tvon $=2.3 \mathrm{~s}$ | OFF | ON |
|  | HIGH | HIGH | X | X | ton $=4.4 \mathrm{~ms}$ | OFF | ON |
| Reset Function | LOW | X | X | LOW | $\mathrm{t}_{\text {PLL } 1}<1 \mathrm{~ms} \mathrm{t}_{\text {REC } 1}=400 \mathrm{~ms}$ | ON |  |
|  | LOW | X | X | HIGH | $\mathrm{t}_{\text {PLL } 1}=7.5 \mathrm{~s}{ }^{(2)} \mathrm{t}_{\text {REC } 1}=400 \mathrm{~ms}$ | ON |  |
| Turn Off | HIGH | LOW | $\int^{(1)}$ | LOW | $\mathrm{tsD}<1 \mathrm{~ms}$ | ON | OFF |
|  | HIGH | LOW |  | HIGH | $\mathrm{tsD}^{\text {F }}$ 7.3s | ON | OFF |

Note:
(1) $X=$ Don't Care, $\quad=$ Rising Edge, $\quad$ =HIGH to LOW to HIGH.
(2) Reset delay ( $\mathrm{t}_{\text {PLL }}$ ) is adjustable (see Table 4).

Table 2. Pin Condition after POR

| Pin Name | ISR0 | DSR | SYS_WAKE | OFF | VOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Default State (after POR) | 1 | 1 | 0 | 0 | ON |

## Note:

(1) $1=$ Input Logic HIGH, $0=$ Input Logic LOW, ON=load switch is ON state.

## Timing Diagrams



Figure 17. OFF vs. Vout


Figure 19. /SR0 Power On


Figure 18. SYS_WAKE vs. Vout


Figure 20. Reset Timing

Resolving Input Conflicts

The WS4639 allows multiple simultaneous inputs and can resolve conflicts based on priority level (see Table 3). When two input pins are triggered at the same time, only the higher priority input is served and the lower priority input is ignored. The lower-priority signal must be repeated to be serviced.

Table 3. Input Priority

| Input | Priority (1=Highest) |
| :---: | :---: |
| SRR0 | 1 |
| SYS_WAKE | 2 |
| OFF | 3 |

## Special Note on OFF Pin

In the $\mathrm{t}_{\mathrm{SD}}$ period (DSR=HIGH only, see Figure 17), if /SR0 or SYS_WAKE is triggered when $0<t<t_{\text {sD }}$, the WS4639 exits the turn-off sequence and Vout remains in ON state. The higher priority input is served regardless of the condition of OFF pin.

To re-initiate the turn-off sequence, the OFF pins must return to LOW, and then toggle from LOW to HIGH again. The same input priority applies (Table 3) if DSR $=$ HIGH.

## Special Note on SYS_WAKE Pin

The SYS_WAKE pin is designed and characterized to handle high voltage input at least 20 V . Therefore, in application, a current-limiting resistor (i.e $100 \mathrm{k} \Omega$ ) is required between SYS_WAKE and the input signal regardless of input voltage.

## Adjustable Reset Delay with an External Resistor and DSR

The reset delay is adjustable by connecting a commonly available, low-power, $\pm 5 \%$, RoHScompliant resistor between the DELAY_ADJ pin
and the GND pin (see Table 4). To disable the adjustable delay feature, DELAY_ADJ should be tied to VBAT directly. The reset delay is factory programmed at 7.5 s . The additional power consumption caused by using an external resistor is negligible. The external resistor is normally disconnected and is enabled for milliseconds when /SR0 is pulled LOW.

This external adjustment feature provides a simple alternate method for controlling delay time for engineering and production at customer's location. WILL can also factory program a wide range of turn-on times for Vout (tvon), timer delay before reset ( $t_{\text {PHL1 }}$ ), reset timeout delay for Vout ( $\mathrm{t}_{\text {REC1 }}$ ), and load switch turn-off time (toff) to match customer applications. In this case, the external resistor ( $\mathrm{R}_{A D J}$ ) can be eliminated.

Table 4. Delay Adjustment vs. External Resistor

| External <br> Resistor <br> $R_{\text {ADJ }}(k \Omega)$ | Delay <br> Multiplier | Adjusted Reset <br> Delay tphli_ADJ, <br> (Seconds) $\pm 20 \%$ |
| :---: | :---: | :---: |
| Tie to GND (No Resistor) | 0.50 x tPHL1 | 3.8 |
| 3.9 | $0.75 \times$ tPHL1 | 5.6 |
| 10 | $1.25 \times$ tPHL1 | 9.4 |
| 22 | $1.50 \times \mathrm{tPHL} 1$ | 11.3 |
| 47 | $1.75 \times$ tPHL1 | 13.1 |
| 120 | $2.00 \times$ tPHL1 | 15 |
| Tie to VBAT (No Resistor) | 1.00 x tPHL1 | 7.5 |

## Inside Load Switch Instruction

## Input Capacitor

The chip inside the reset timer doesn't require an input capacitor. To reduce device inrush current, a $0.1 \mu \mathrm{~F}$ ceramic capacitor, C , is recommended close to the $\mathrm{V}_{\text {bat }}$ pin. A higher value of $\mathrm{C}_{\text {IN }}$ can be used to reduce the voltage drop experienced as the switch is turned on into a large capacitive load.

## Output Capacitor

While the load switch works without an output capacitor, if parasitic board inductance forces $V_{\text {out }}$ below GND when switching off, a $0.1 \mu \mathrm{~F}$ capacitor, Cout, should be placed between Vout and GND.

## Fall Time

Device output fall time can be calculated based on the RC constant of the external components, as:

$$
\begin{equation*}
T_{F}=R_{L} \times C_{L} \times 2.2 \tag{1}
\end{equation*}
$$

Where $t_{F}$ is $90 \%$ to $10 \%$ fall time, $R L$ is output load, and $C_{L}$ is output capacitor.

The same equation works for a device with a pulldown output resistor. $R_{L}$ is replaced by a parallel connected pull-down and an external output resistor combination, calculated as:

$$
\begin{equation*}
t_{\bar{F}}=\frac{R_{L} \times R_{P D} \times C}{R_{L}+R_{P D}} \times 2.2 \tag{2}
\end{equation*}
$$

Where $t_{F}$ is $90 \%$ to $10 \%$ fall time, $R L$ is output load, $R_{P D}=65 \Omega$ is output pull-down resistor, and $C_{L}$ is the output capacitor.

## Resistive Output Load

If resistive output load is missing, the chip without a pull-down output resistor does not discharge the output voltage. Output voltage drop depends, in that case, mainly on external device leaks.

## Application Specifics

At maximum operational voltage ( $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}$ ), device inrush current might be higher than expected. Spike current should be taken into account if $\mathrm{V}_{\text {BAT }}>5 \mathrm{~V}$ and the output capacitor is much larger than the input capacitor. Input current $\mathrm{I}_{\mathrm{BAT}}$ can be calculated as:

$$
\begin{equation*}
I_{B A T}(\mathrm{t}) \approx \frac{V_{\text {OUT }}(\mathrm{t})}{R_{\text {LOAD }}}+\left(C_{\text {LUAD }}-C_{1}\right) \frac{\mathrm{d} V_{\text {OUT }}(\mathrm{t})}{d t} \tag{3}
\end{equation*}
$$

Where switch and wire resistances are neglected and capacitors are assumed ideal.

Estimating $\quad V_{\text {OUT }}(\mathrm{t})=\mathrm{V}_{\text {BAT }} / 10 \quad$ and using experimental formula for slew rate ( $\mathrm{d} \mathrm{V}_{\text {out }}(\mathrm{t}) / \mathrm{dt}$ ), spike current can be written as:

$$
\max \left(I_{B A T}\right)=
$$

$$
\begin{equation*}
\frac{V_{B A T}}{10 R_{L O A D}}+\left(C_{L O A D}-C_{I N}\right)\left(0.05 V_{B A T}-0.255\right) \tag{4}
\end{equation*}
$$

Where supply voltage VBAT is in volts, capacitances are in micro farads, and resistance is in ohms.

Example: If $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=100 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, and $\mathrm{R}_{\mathrm{LOAD}}=50 \Omega$, calculate the spike current by: $\max (I B A T)=$

$$
\frac{5.5}{10 \times 50}+(100-10)(0.05 \times 5.5-0.2555) A=1.8 A
$$

Maximum spike current is 1.8 A , while average ramp-up current is:

$$
\begin{aligned}
& \operatorname{IBAT}(\mathrm{t}) \approx \frac{\operatorname{VOUT}(\mathrm{t})}{R L O A D}+(C L O A D-C I N) \frac{\mathrm{d} V B A T(\mathrm{t})}{d t} \\
& \approx 2.75 / 50+100 \times 0.0022=0.275 A
\end{aligned}
$$

## Output Discharge

The device contains a $R_{P D}=65 \Omega$ on-chip pull-down resistor for quick output discharge. The resistor is activated when the switch is turned off.

## Recommended Layout

For best thermal performance and minimal inductance and parasitic effects, keeping the input and output traces short and capacitors as close to the device as possible is recommended. Additional recommended layout considerations include:

- A1, A2, and A3 are interconnected at PCB, as close to the landing pad as possible.
- B1, B2, and B3 are interconnected at PCB, as close to the landing pad as possible.
- $\quad \mathrm{C} 1$ (GND) is connected to GND plane of PCB.
- Reserve a pad for capacitor connection (C1) between $V_{\text {BAT }}$ and GND, if no input capacitor is planned.
- Reserve a pad for capacitor connection (C2) between Vout and GND, if no output capacitor is planned.
- Use a dedicated Vout or $V_{\text {bat }}$ plane to improve thermal dissipation.


Figure 21. Demo Schematic


Figure 22. Demo Board Layout (TOP View)


Figure 23. Demo Board Layout (Bottom View)

## PACKAGE OUTLINE DIMENSIONS

CSP-12L


TOP VIEW


BOTTOM VIEW


SIDE VIEW

| Symbol | Dimensions in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.54 | 0.60 | 0.65 |
| A1 | 0.13 | 0.16 | 0.19 |
| A2 | 0.38 | 0.41 | 0.44 |
| A3 | 0.01 | 0.02 | 0.04 |
| D | 1.13 | 1.17 | 1.19 |
| E | 1.53 | 1.57 | 1.59 |
| D1 | 0.75 | 0.80 | 0.85 |
| E1 | 1.15 | 1.20 | 1.25 |
| b | 0.21 | 0.24 | 0.27 |
| e | 0.40 BSC |  |  |

## TAPE AND REEL INFORMATION

## Reel Dimensions



Tape Dimensions


Quadrant Assignments For PIN1 Orientation In Tape


| RD | Reel Dimension | $\nabla$ 7inch 「 13inch |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W | Overall width of the carrier tape | $\checkmark 8 \mathrm{~mm} \quad\ulcorner 12 \mathrm{~mm}$ |  |  |  |
| P1 | Pitch between successive cavity centers | $\ulcorner 2 \mathrm{~mm}$ | - 4 mm | $\ulcorner 8 \mathrm{~mm}$ |  |
| Pin1 | Pin1 Quadrant | V Q1 | ГQ2 | $\ulcorner$ Q3 | $\ulcorner$ Q4 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Will Semiconductor manufacturer:

Other Similar products are found below :
TLE6232GP NCP45520IMNTWG-L FPF1018 DS1222 BSP762TXT NCV380HMUAJAATBG TCK2065G,LF SZNCP3712ASNT3G NCP45520IMNTWG-H VND5004ATR-E ITS5215LXT AP22811BW5-7 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG NCP4545IMNTWG-L FPF2260ATMX SLG5NT1765V SLG5NT1757V NCP45780IMN24RTWG AP2151AMP-13 NCP45540IMNTWG-L TPS2022P FPF2495BUCX NCP45650IMNTWG NCV8412ADDR2G DK5V100R20S JW7111SSOTB\#TRPBF RY2121 TPNTGD1100LT1G TPS27081ADDCR-TP FDC6331L-TP FDC6329L-TP FDC6323LTP SI3865DDV TPS2116DRLR U3213 BTS7020-2EPA BTT6100-2ERA BTS71220-4ESA RS2588CYF5 RS2580XTDE8 LP5308B6F ME1502AM5G SGM2576YN5G/TR DK5V100R15M SY6287CDEC

