

# Table of Contents-

1.		GENERAL	DESCRIPTION	6
2.		FEATURE	S	6
3.			FORMATION	
4.			IGURATION	
ч.	4.1		FBGA	
	4.1		FBGA	
_	4.2			
5.			RIPTION	
	5.1		ctionality	
	5.2	Addressing	g Table	
6.		BLOCK DI	AGRAM	
7.		FUNCTION	VAL DESCRIPTION	
	7.1	Simplified I	LPDDR2 State Diagram	
		7.1.1	Simplified LPDDR2 Bus Interface State Diagram	14
	7.2	Power-up,	Initialization, and Power-Off	
		7.2.1	Power Ramp and Device Initialization	
		7.2.2	Timing Parameters for Initialization	
		7.2.3	Power Ramp and Initialization Sequence	17
		7.2.4	Initialization after Reset (without Power ramp)	18
		7.2.5	Power-off Sequence	18
		7.2.6	Timing Parameters Power-Off	18
		7.2.7	Uncontrolled Power-Off Sequence	18
	7.3	Mode Regi	ster Definition	
		7.3.1	Mode Register Assignment and Definition	19
		7.3.1.1	Mode Register Assignment	
		7.3.2	MR0_Device Information (MA[7:0] = 00H)	
		7.3.3	MR1_Device Feature 1 (MA[7:0] = 01H)	
		7.3.3.1	Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC)	
		7.3.3.2	Non Wrap Restrictions	
		7.3.4	MR2_Device Feature 2 (MA[7:0] = 02H)	
		7.3.5	MR3_I/O Configuration 1 (MA[7:0] = 03H)	
		7.3.6	MR4_Device Temperature (MA[7:0] = 04H)	
		7.3.7	MR5_Basic Configuration 1 (MA[7:0] = 05H)	
		7.3.8	MR6_Basic Configuration 2 (MA[7:0] = 06H)	
		7.3.9	MR7_Basic Configuration 3 (MA[7:0] = 07H)	
		7.3.10 7.3.11	MR8_Basic Configuration 4 (MA[7:0] = 08H) MR9_Test Mode (MA[7:0] = 09H)	
		7.3.11	$MR9\_rest Mode (MA[7:0] = 09H).$ $MR10 Calibration (MA[7:0] = 0AH).$	
		7.3.13	MR16_PASR_Bank Mask (MA[7:0] = 10H)	
		7.3.14	MR32_DQ Calibration Pattern A (MA[7:0] = 20H)	
		7.3.15	MR40_DQ Calibration Pattern B (MA[7:0] = 28H)	
		7.3.16	MR63_Reset (MA[7:0] = 3FH): MRW only	
	7.4		Definitions and Timing Diagrams	
		7.4.1	Activate Command	
		7.4.1.1	Activate Command Cycle: tRCD = 3, tRP = 3, tRRD = 2	
		7.4.1.2	Command Input Setup and Hold Timing	
		7.4.1.3	CKE Input Setup and Hold Timing	
		7.4.2	Read and Write Access Modes	
		7.4.3	Burst Read Command	27
		7.4.3.1	Data Output (Read) Timing (tDQSCKmax)	27
		7.4.3.2	Data Output (Read) Timing (tDQSCKmin)	28
		7.4.3.3	Burst Read: RL = 5, BL = 4, tDQSCK > tCK	
		7.4.3.4	Burst Read: RL = 3, BL = 8, tDQSCK < tCK	
			Dublic stime Delement Deter	1 10 2015



7.4.3.5	LPDDR2: tDQSCKDL Timing	29
7.4.3.6	LPDDR2: tDQSCKDM Timing	30
7.4.3.7	LPDDR2: tDQSCKDS Timing	
7.4.3.8	Burst Read Followed by Burst Write: RL = 3, WL = 1, BL = 4	31
7.4.3.9	Seamless Burst Read: RL = 3, BL= 4, tCCD = 2	31
7.4.4	Reads Interrupted by a Read	32
7.4.4.1	Read Burst Interrupt Example: RL = 3, BL= 8, tCCD = 2	32
7.4.5	Burst Write Operation	32
7.4.5.1	Data Input (Write) Timing	33
7.4.5.2	Burst Write: WL = 1, BL= 4	33
7.4.5.3	Burst Wirte Followed by Burst Read: RL = 3, WL= 1, BL= 4	34
7.4.5.4	Seamless Burst Write: WL= 1, BL = 4, tCCD = 2	34
7.4.6	Writes Interrupted by a Write	
7.4.6.1	Write Burst Interrupt Timing: WL = 1, BL = 8, tCCD = 2	35
7.4.7	Burst Terminate	
7.4.7.1	Burst Write Truncated by BST: WL = 1, BL = 16	
7.4.7.2	Burst Read Truncated by BST: RL = 3, BL = 16	
7.4.8	Write Data Mask	
7.4.8.1	Write Data Mask Timing	
7.4.9	Precharge Operation	
7.4.9.1	Bank Selection for Precharge by Address Bits	
7.4.10	Burst Read Operation Followed by Precharge	
7.4.10.1	Burst Read Followed by Precharge: RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2	
7.4.10.2		
7.4.11	Burst Write Followed by Precharge	
7.4.11.1	Burst Write Follwed by Precharge: WL = 1, BL = 4	
7.4.12	Auto Precharge Operation	
7.4.13	Burst Read with Auto-Precharge	
7.4.13.1	Burst Read with Auto-Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 2	
7.4.14	Burst Write with Auto-Precharge	
7.4.14.1	Burst Write with Auto-Precharge: WL = 1, BL = 4	
7.4.14.2		
7.4.15	Refresh Command	
7.4.15.1 7.4.16	Command Scheduling Separations Related to Refresh	
	LPDDR2 SDRAM Refresh Requirements	
7.4.16.1	Definition of tSRF	
7.4.16.2 7.4.16.3	Regular, Distributed Refresh Pattern	
	Allowable Transition from Repetitive Burst Refresh	
7.4.16.4	NOT-Allowable Transition from Repetitive Burst Refresh Recommended Self-Refresh Entry and Exit	
7.4.16.5	All Bank Refresh Operation	
7.4.17	Self Refresh Operation	
7.4.17	Partial Array Self-Refresh: Bank Masking	
7.4.19	Mode Register Read Command	
7.4.19.1	Mode Register Read Timing Example: RL = 3, tMRR = 2	
7.4.19.2	Read to MRR Timing Example: RL = 3, tMRR = 2	
7.4.19.3	Burst Write Followed by MRR: $RL = 3$ , $WL = 1$ , $BL = 4$	
7.4.20	Temperature Sensor	
7.4.20.1	Temperature Sensor Timing	
7.4.20.2	DQ Calibration	
7.4.20.3	MR32 and MR40 DQ Calibration Timing Example: RL = 3, tMRR = 2	
7.4.21	Mode Register Write Command	
7.4.21.1	Mode Register Write Timing Example: RL = 3, tMRW = 5	
7.4.21.2	Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)	
7.4.22	Mode Register Write Reset (MRW Reset)	
7.4.23	Mode Register Write ZQ Calibration Command	



	7.4.23.1	ZQ Calibration Initialization Timing Example	58
	7.4.23.2	ZQ Calibration Short Timing Example	58
	7.4.23.3	ZQ Calibration Long Timing Example	59
	7.4.23.4	ZQ Calibration Reset Timing Example	59
	7.4.23.5	ZQ External Resistor Value, Tolerance, and Capacitive Loading	
	7.4.24	Power-Down	60
	7.4.24.1	Basic Power Down Entry and Exit Timing	60
	7.4.24.2	CKE Intensive Environment	61
	7.4.24.3	Refresh to Refresh Timing with CKE Intensive Environment	-
	7.4.24.4	Read to Power-Down Entry	62
	7.4.24.5	Read with Auto Precharge to Power-Down Entry	
	7.4.24.6	Write to Power-Down Entry	
	7.4.24.7	Write with Auto Precharge to Power-Down Entry	
	7.4.24.8	Refresh Command to Power-Down Entry	
	7.4.24.9	Activate Command to Power-Down Entry	
	7.4.24.10		
	7.4.24.11	,	
	7.4.24.12		
	7.4.25	Deep Power-Down	
	7.4.25.1	Deep Power Down Entry and Exit Timing	
	7.4.26	Input Clock Stop and Frequency Change	
	7.4.27	No Operation Command	
7.5		S	-
	7.5.1	Command Truth Table	
	7.5.2	CKE Truth Table	
	7.5.3	Current State Bank n - Command to Bank n Truth Table	
	7.5.4	Current State Bank n - Command to Bank m Truth Table	
	7.5.5	Data Mask Truth Table	73
		AL CHARACTERISTIC	
8.1	Absolute M	aximum DC Ratings	74
8.2	AC & DC O	perating Conditions	74
	8.2.1	Recommended DC Operating Conditions	74
	8.2.1.1	Recommended DC Operating Conditions	74
	8.2.2	Input Leakage Current	75
	8.2.3	Operating Temperature Conditions	75
	8.2.4	AC and DC Input Measurement Levels	75
	8.2.4.1	AC and DC Logic Input Levels for Single-Ended Signals	75
	8.2.4.1.1	Single-Ended AC and DC Input Levels for CA and CS_n Inputs	75
	8.2.4.1.2	Single-Ended AC and DC Input Levels for CKE	
	8.2.4.1.3	Single-Ended AC and DC Input Levels for DQ and DM	76
	8.2.4.2	Vref Tolerances	
	8.2.4.2.1	VRef(DC) Tolerance and VRef AC-Noise Limits	
	8.2.4.3	Input Signal	
	8.2.4.3.1	LPDDR2-800/1066 Input Signal	
	8.2.4.4	AC and DC Logic Input Levels for Differential Signals	
	8.2.4.4.1	Differential Signal Definition	
	8.2.4.4.2	Differential swing requirements for clock (CK_t - CK_c) and strobe (DQS_t - DQS_c)	
	8.2.4.5	Single-Ended Requirements for Differential Signals	
	8.2.4.6	Differential Input Cross Point Voltage	
	8.2.4.7	Slew Rate Definitions for Single-Ended Input Signals	
	8.2.4.8	Slew Rate Definitions for Differential Input Signals	
	8.2.5	AC and DC Output Measurement Levels	
	8.2.5.1	Single Ended AC and DC Output Levels	
	8.2.5.2	Differential AC and DC Output Levels	
	8.2.5.3	Single Ended Output Slew Rate	83

8.



	8.2.5.4	Differential Output Slew Rate	85
	8.2.5.5	Overshoot and Undershoot Specifications	
	8.2.6	Output buffer Characteristics	87
	8.2.6.1	HSUL_12 Driver Output Timing Reference Load	87
	8.2.6.2	RON <sub>PU</sub> and RON <sub>PD</sub> Resistor Definition	87
	8.2.6.3	$RON_{PU}$ and $RON_{PD}$ Characteristics with ZQ Calibration	
	8.2.6.4	Output Driver Temperature and Voltage Sensitivity	
	8.2.6.5	RON <sub>PU</sub> and RON <sub>PD</sub> Characteristics without ZQ Calibration	89
	8.2.6.6	RZQ I-V Curve	90
	8.2.6.7	Input/Output Capacitance	92
8.3	IDD Specif	ication Parameters and Test Conditions	
	8.3.1	IDD Measurement Conditions	93
	8.3.1.1	Definition of Switching for CA Input Signals	
	8.3.1.2	Definition of Switching for IDD4R	
	8.3.1.3	Definition of Switching for IDD4W	
	8.3.2	IDD Specifications	
	8.3.2.1	LPDDR2 IDD Specification Parameters and Operating Conditions, 85°C (x16, x32)	
	8.3.2.2	IDD6 Partial Array Self-Refresh Current, 85°C (x16, x32)	
8.4		cification	
0.4	8.4.1	Definition for tCK(avg) and nCK	
	8.4.2	Definition for tCK(abs)	
	8.4.3	Definition for tCH(avg) and tCL(avg)	
	8.4.4	Definition for tJIT(per)	
	8.4.5	Definition for tJIT(cc)	
	8.4.6	Definition for tERR(nper)	
	8.4.7	Definition for Duty Cycle Jitter tJIT(duty)	
	8.4.8	Definition for tCK(abs), tCH(abs) and tCL(abs).	
8.5		ck Jitter	
0.0	8.5.1	Clock Period Jitter Effects on Core Timing Parameters	
	8.5.1.1	Cycle Time De-rating for Core Timing Parameters	
	8.5.1.2	Clock Cycle De-rating for Core Timing Parameters	
	8.5.2	Clock Jitter Effects on Command/Address Timing Parameters	
	8.5.3	Clock Jitter Effects on Read Timing Parameters	
	8.5.3.1	tRPRE	
	8.5.3.2	tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)	
	8.5.3.3	tQSH, tQSL	
	8.5.3.4	tRPST	
	8.5.4	Clock Jitter Effects on Write Timing Parameters	
	8.5.4.1	tDS, tDH	
	8.5.4.2	tDSS, tDSH	
	8.5.4.3	tDQSS	
8.6		equirements	
0.0	8.6.1	Refresh Requirement Parameters	
8.7		S	
0.7	8.7.1	LPDDR2 AC Timing	
	8.7.2	CA and CS_n Setup, Hold and Derating	
	8.7.2.1	CA and CS_n Setup, hold and Defailing CA and CS_n Setup and Hold Base-Values for 1V/nS	
	8.7.2.1	Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220	
	8.7.2.2	Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition	
	8.7.2.3 8.7.2.4	Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS_n with Respect to Clock	
	8.7.2.4 8.7.2.5	Nominal Slew Rate for Hold Time tIH for CA and CS_n with Respect to Clock	
	8.7.2.5 8.7.2.6	Tangent Line for Setup Time tIS for CA and CS_n with Respect to Clock	
	8.7.2.0	Tangent Line for Hold Time tIH for CA and CS_n with Respect to Clock	
	8.7.3	Data Setup, Hold and Slew Rate Derating	
	8.7.3.1	Data Setup, Hold and Slew Rate Defailing Data Setup and Hold Base-Values	
	0.7.0.1		



	8.7.3.2	Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220	115
	8.7.3.3	Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition	115
	8.7.3.4	Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe	116
	8.7.3.5	Nominal Slew Rate for Hold time tDH for DQ with Respect to Strobe	117
	8.7.3.6	Tangent Line for Setup Time tDS for DQ with Respect to Strobe	118
	8.7.3.7	Tangent Line for Hold Time tDH for DQ with Respect to Strobe	119
9.	PACKAGE DI	MENSIONS	120
10.	<b>REVISION HIS</b>	STORY	122





# 1. GENERAL DESCRIPTION

LPDDR2 is a high-speed SDRAM device internally configured as a 4-Bank memory. These devices contains 512Mb has 536,870,912 bits.

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

# 2. FEATURES

- VDD1 = 1.7~1.95V
- VDD2/VDDCA/VDDQ = 1.14V~1.30V
- Data width: x16 / x32
- Clock rate: up to 533 MHz
- Data rate: up to 1066 Mb/s/pin
- Four-bit prefetch DDR architecture
- Four internal banks
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Auto refresh: All bank refresh mode only
- Partial Array Self-Refresh (PASR):

All bank or per bank, bank mask is supported but segment mask is not supported

- Precharge command: All bank or per bank
- Read with auto-prechage
- Write with auto-prechage

- Deep Power Down Mode (DPD Mode)
- Programmable output buffer driver strength
- Data mask (DM) for write data
- Clock Stop capability during idle periods
- Double data rate for data output
- Differential clock inputs
- Bidirectional differential data strobe
- Interface: HSUL\_12
- JEDEC LPDDR2-S4B compliance
- Support package: Single channel: 134 VFBGA (10mm x11.5mm) Single channel: 168 WFBGA (12mm x12mm)
- Operating Temperature Range:
   -25°C ≤ TCASE ≤ 85°C
   -40°C ≤ TCASE ≤ 85°C



## 3. ORDER INFORMATION

Part Number	VDD1/VDD2/VDDQ	I/O Width	Package	Others
W979H6KBQX2I	1.8V/1.2V/1.2V	16	168WFBGA	400MHz, -40°C~85°C
W979H2KBQX2I	1.8V/1.2V/1.2V	32	168WFBGA	400MHz, -40°C~85°C
W979H6KBQX1I	1.8V/1.2V/1.2V	16	168WFBGA	533MHz, -40°C~85°C
W979H2KBQX1I	1.8V/1.2V/1.2V	32	168WFBGA	533MHz, -40°C~85°C
W979H6KBQX2E	1.8V/1.2V/1.2V	16	168WFBGA	400MHz, -25°C~85°C
W979H2KBQX2E	1.8V/1.2V/1.2V	32	168WFBGA	400MHz, -25°C~85°C
W979H6KBQX1E	1.8V/1.2V/1.2V	16	168WFBGA	533MHz, -25°C~85°C
W979H2KBQX1E	1.8V/1.2V/1.2V	32	168WFBGA	533MHz, -25°C~85°C
W979H6KBVX2I	1.8V/1.2V/1.2V	16	134VFBGA	400MHz, -40°C~85°C
W979H2KBVX2I	1.8V/1.2V/1.2V	32	134VFBGA	400MHz, -40°C~85°C
W979H6KBVX1I	1.8V/1.2V/1.2V	16	134VFBGA	533MHz, -40°C~85°C
W979H2KBVX1I	1.8V/1.2V/1.2V	32	134VFBGA	533MHz, -40°C~85°C
W979H6KBVX2E	1.8V/1.2V/1.2V	16	134VFBGA	400MHz, -25°C~85°C
W979H2KBVX2E	1.8V/1.2V/1.2V	32	134VFBGA	400MHz, -25°C~85°C
W979H6KBVX1E	1.8V/1.2V/1.2V	16	134VFBGA	533MHz, -25°C~85°C
W979H2KBVX1E	1.8V/1.2V/1.2V	32	134VFBGA	533MHz, -25°C~85°C

W979H6KB / V




# 4. PIN CONFIGURATION

# 4.1 134 Ball VFBGA

	1	2	3	4	5	6	7	8	9	10	
А	DNU	DNU							DNU	DNU	А
в	DNU	NC	NC		V DD2	VDD1	DQ31 NC	DQ29 NC	DQ26 NC	DNU	в
С	V DD1	VSS	NC		VSS	VSSQ	VDDQ	DQ25 NC	VSSQ	VDDQ	С
D	VSS	V DD2	ZQ0		VDDQ	DQ30 NC	DQ27 NC	DQS3_t NC	DQS3_c NC	VSSQ	D
Е	VSSCA	CA9	CA8		DQ28 NC	DQ24 NC	DM3 NC	DQ15	VDDQ	VSSQ	Е
F	VDDCA	CA6	CA7		VSSQ	DQ11	DQ13	DQ14	DQ12	V DDQ	F
G	V DD2	CA5	Vref(CA)		DQS1_c	DQS1_t	DQ10	DQ9	DQ8	VSSQ	G
н	VDDCA	VSS	CK_c		DM1	VDDQ					н
J	VSSCA	NC	CK_t		VSSQ	VDDQ	VDD2	VSS	Vref(DQ)		J
к	CKE0	NC	NC		DM0	V DDQ					к
L	CS0_n	NC	NC		DQS0_c	DQS0_t	DQ5	DQ6	DQ7	VSSQ	L
М	CA4	CA3	CA2		VSSQ	DQ4	DQ2	DQ1	DQ3	V DDQ	М
Ν	VSSCA	VDDCA	CA1		DQ19 NC	DQ23 NC	DM2 NC	DQ0	VDDQ	VSSQ	Ν
Р	VSS	V DD2	CA0		VDDQ	DQ17 NC	DQ20 NC	DQS2_t NC	DQS2_c NC	VSSQ	Р
R	V DD1	VSS	NC		VSS	VSSQ	VDDQ	DQ22 NC	VSSQ	VDDQ	R
т	DNU	NC	NC		V DD2	VDD1	DQ16 NC	DQ18 NC	DQ21 NC	DNU	т
U	DNU	DNU		-					DNU	DNU	U
	1	2	3	4	5	6	7 [Toj	8 View]	9	10	

Ball Defir	nition
2 labe's	are pr
1st Row	x32
2nd Row	x16





#### 4.2 168 Ball WFBGA

## 168Ball WFBGA

B         NC         NC         VD1         NC         VSS         NC         VSS         VDD2         DQ31         VDDQ         DQ28         DQ27         VDDQ         DQ24         DQS3_1         VDD           C         VSS         VDD2         NC         NC         VSS         NC         VSS         VDD2         DQ31         VDDQ         DQ28         DQ27         VDDQ         DQ24         DQS3_1         VDD           D         NC         NC         NC         NC         VSS         VD2         DQ31         VDDQ         DQ28         DQ27         VDDQ         DQ31         VDDQ         DQ24         DQS3_1         VDD           E         NC         N		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
C         VSS         VDD2           D         NC         NC           E         NC         NC           F         NC         VSS           G         NC         NC           H         NC         NC           J         NC         VSS           K         NC         NC           L         NC         VSS           N         NC         VSS           N         NC         VSS           N         NC         VSS           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n	Α	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	VDD1	VSSQ	DQ30	DQ29	VSSQ	DQ26	DQ25	VSSQ	DQS3
D         NC         NC           E         NC         NC           F         NC         VSS           G         NC         NC           J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           N         NC         VD1           P         ZQ         Vref(CA)           R         VSS         VD02           T         CA9         CA8           U         CA7         VDDCA           Y         CK_c         CK_t           AM         VSS         VD02           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA3         CA4         VD02         VSS         DQ16         VD0Q         DQ22         DQ32_t         VD0Q	В	NC	NC	VDD1	NC	VSS	NC	NC	VSS	NC	VSS	VDD2	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	DQS3_t	VDD
E         NC         NC           F         NC         VSS           G         NC         NC           J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           N         NC         VDD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           Y         VSSCA         CA6           W         CA5         VDD2           AB         NC         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDQ2         DQ32_1         VDDQ	С	VSS	VDD2																	
F         NC         VSS           G         NC         NC           H         NC         NC           J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           N         NC         VDD1           P         ZQ         Ver(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           Y         VSS         VDD2           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VDD1         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ20         VDQ2         DQ22         DQ32_t         VDQ2	D	NC	NC																	
G         NC         NC           H         NC         NC           J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           N         NC         VDD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CD1         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ22         DQ32_t         VDQ2_t		NC																		
H         NC         NC           J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           M         NC         VD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDQ         DQ18         DQ20         VDQ2         DQ32_t         VDQ2_t	F	NC	VSS																	
J         NC         VSS           K         NC         NC           L         NC         NC           M         NC         VSS           M         NC         VSS           N         NC         VDD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CD1         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ20         VDQ2         DQ32_t         VDDQ	G	NC	NC																	
K         NC         NC           L         NC         NC           M         NC         VSS           M         NC         VSS           N         NC         VDD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ22         DQ82_t         VDD	Н	NC	NC																	
L         NC         NC           M         NC         VSS           N         NC         VD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VD2           AB         NC         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDQ         DQ20         VDQ2         DQ32_t         VDD	J	NC	VSS																	
M         NC         VSS           N         NC         VDD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDQ2         DQ32_t         VDD2_t	K																			
N         NC         VD1           P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VD2           AB         NC         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDQ2_         DQ32_t         VDD2	L	NC																		
P         ZQ         Vref(CA)           R         VSS         VDD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDDQ          DQ22         DQ32_t         VDD	М	NC	VSS																	
R         VSS         VD2           T         CA9         CA8           U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         VDD1         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ22         DQ32_t         VDD2	Ν	NC	VDD1																	
T       CA9       CA8         U       CA7       VDDCA         V       VSSCA       CA6         W       CA5       VDDCA         Y       CK_c       CK_t         AA       VSS       VD2         AB       NC       NC       CS_n       NC       VD1       CA1       VSSCA       CA3       CA4       VD2       VSS       DQ16       VDDQ       DQ22       DQ32_t       VDD2	Р	ZQ	Vref(CA)																	
U         CA7         VDDCA           V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA4         VDD2         VSS         DQ16         VDDQ         DQ22         DQ32_t         VDD2	R	VSS	VDD2																	
V         VSSCA         CA6           W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         CA1         VSSCA         CA3         CA4         VDD2         VSS         DQ16         VDDQ         DQ20         VDDQ         DQ22         DQS2_t         VDD			CA8																	
W         CA5         VDDCA           Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDDQ         DQ22         DQS2_t         VDD	U		-																	
Y         CK_c         CK_t           AA         VSS         VDD2           AB         NC         NC         CS_n         NC         VD1         CA1         VSSCA         CA3         CA4         VD2         VSS         DQ16         VDDQ         DQ20         VDDQ         DQ22         DQS2_t         VDD	V	VSSCA	CA6																	
AA       VSS       VDD2         AB       NC       NC       CS_n       NC       VD1       CA1       VSSCA       CA3       CA4       VDD2       VSS       DQ16       VDDQ       DQ18       DQ20       VDDQ       DQ22       DQS2_t       VDD	W	CA5	VDDCA																	
AB NC NC CS_n NC VDD1 CA1 VSSCA CA3 CA4 VDD2 VSS DQ16 VDDQ DQ18 DQ20 VDDQ DQ22 DQS2_t VDD	Y		CK_t																	
						n		n	-			r				n	•		•	r
AC NC NC CKE NC VSS CAO CA2 VDDCA VSS NC NC VSSQ DQ17 DQ19 VSSQ DQ21 DQ23 VSSQ DQ52		NC					CA1	VSSCA	CA3		VDD2	VSS		VDDQ	DQ18		VDDQ	DQ22		
	AC	NC	NC	CKE	NC	VSS	CA0	CA2	VDDCA	VSS	NC	NC	VSSQ	DQ17	DQ19	VSSQ	DQ21	DQ23	VSSQ	DQS2

[Top View]

Note: x16: DQ16~DQ31,DM2,DM3,DQS2\_t,DQS2\_c, DQS3\_t & DQS3\_c is NC.

# 5. PIN DESCRIPTION

# 5.1 Basic Functionality

Name	Туре	Description
CK_t, CK_c	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK_t. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge.
	mput	Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c.
СКЕ	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See 7.5.1 " <b>Command Truth Table</b> " for command code descriptions.
		CKE is sampled at the positive Clock edge.
CS_n	Input	Chip Select: CS_n is considered part of the command code. See 7.5.1 "Command Truth Table" for command code descriptions. CS_n is sampled at the positive Clock edge.
		DDR Command/Address Inputs: Uni-directional command/address bus inputs.
CA[n:0]	Input	CA is considered part of the command code. See 7.5.1 "Command Truth Table" for command code descriptions.
DQ[n:0]	I/O	Data Inputs/Output: Bi-directional data bus. n=15 for 16 bits DQ; n=31 for 32 bits DQ.
		Data Strobe (Bi-directional, Differential):
DQSn_t,	I/O	The data strobe is bi-directional (used for read and write data) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQS_t is edge-aligned to read data and centered with write data.
DQSn_c		For x16, DQS0_t and DQS0_c correspond to the data on DQ0-7; DQS1_t and DQS1_c to the data on DQ8-15. For x32 DQS0_t and DQS0_c correspond to the data on DQ0-7; DQS1_t and DQS1_c to the data on DQ8-15;
		DQS2_t and DQS2_c to the data on DQ16-23; DQS3_t and DQS3_c to the data on DQ24-31.
		Input Data Mask:
DMn	Input	DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS_t. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS_c).
DIVIT		DM0 is the input data mask signal for the data on DQ0-7.
		For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask
		signal for the data on DQ24-31.
Vdd1	Supply	Core Power Supply 1: Power supply for core.
VDD2	Supply	Core Power Supply 2: Power supply for core.
VDDCA	Supply	Input Receiver Power Supply: Power supply for CA[n:0], CKE, CS_n, CK_t, and CK_c input buffers.
Vddq	Supply	I/O Power Supply: Power supply for Data input/output buffers.
VREF(CA)	Supply	<b>Reference Voltage for CA Command and Control Input Receiver:</b> Reference voltage for all CA[n:0], CKE, CS_n, CK_t, and CK_c input buffers.
VREF(DQ)	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers.
Vss	Supply	Ground
VSSCA	Supply	Ground for CA Input Receivers
Vssq	Supply	I/O Ground
ZQ	I/O	Reference Pin for Output Drive Strength Calibration

Note: Data includes DQ and DM.

# 5.2 Addressing Table


Dens	512Mb	
Number of	4	
Bank Add	resses	BA0-BA1
	Row Addresses	R0-R12
x16	Column Addresses <sup>*1</sup>	C0-C9
	Row Addresses	R0-R12
x32	Column Addresses <sup>*1</sup>	C0-C8

Notes:

1. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

2. Row and Column Address values on the CA bus that are not used are "don't care".

# 6. BLOCK DIAGRAM





# 7. FUNCTIONAL DESCRIPTION

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Prior to normal operation, the LPDDR2 device must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.


#### 7.1 Simplified LPDDR2 State Diagram

LPDDR2-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.



#### 7.1.1 Simplified LPDDR2 Bus Interface State Diagram



Note: For LPDDR2-SDRAM in the Idle state, all banks are precharged.





## 7.2 Power-up, Initialization, and Power-Off

The LPDDR2 Devices must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

#### 7.2.1 Power Ramp and Device Initialization

The following sequence shall be used to power up an LPDDR2 device. Unless specified otherwise, these steps are mandatory.

#### 1. Power Ramp

While applying power (after Ta), CKE shall be held at a logic low level ( $\leq 0.2 \times VDDCA$ ), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

On or before the completion of the power ramp (Tb) CKE must be held low.

DQ, DM, DQS\_t and DQS\_c voltage levels must be between VssQ and VDDQ during voltage ramp to avoid latchup. CK\_t, CK\_c, CS\_n, and CA input levels must be between VssCA and VDDCA during voltage ramp to avoid latch-up.

The following conditions apply:

Ta is the point where any power supply first reaches 300mV.

After Ta is reached, VDD1 must be greater than VDD2 - 200mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDCA - 200mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDQ - 200mV.

After Ta is reached, VREF must always be less than all other supply voltages.

The voltage difference between any of Vss, Vssq, and VsscA pins may not exceed 100mV.

The above conditions apply between Ta and power-off (controlled or uncontrolled).

Tb is the point when all supply voltages are within their respective min/max operating conditions. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.

For supply and reference voltage operating conditions, see 8.2.1.1 "Recommended DC Operating Conditions" table.

Power ramp duration tINITO (Tb - Ta) must be no greater than 20 mS.

#### 2. CKE and clock

Beginning at Tb, CKE must remain low for at least tINIT1 = 100 nS, after which it may be asserted high. Clock must be stable at least  $tINIT2 = 5 \times tCK$  prior to the first low to high transition of CKE (Tc). CKE, CS\_n and CA inputs must observe setup and hold time (tIS, tIH) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

The clock period shall be within the range defined for tCKb (18 nS to 100 nS), if any Mode Register Reads are performed. Mode Register Writes can be sent at normal clock operating frequencies so long as all AC Timings are met. Furthermore, some AC parameters (e.g. tDQSCK) may have relaxed timings (e.g. tDQSCKb) before the system is appropriately configured.

While keeping CKE high, issue NOP commands for at least tINIT3 = 200  $\mu$ S. (Td).



#### 3. Reset command

After tINIT3 is satisfied, a MRW(Reset) command shall be issued (Td). The memory controller may optionally issue a Precharge-All command prior to the MRW Reset command. Wait for at least tINIT4 = 1  $\mu$ S while keeping CKE asserted and issuing NOP commands.

#### 4. Mode Registers Reads and Device Auto-Initialization (DAI) polling:

After tINIT4 is satisfied (Te) only MRR commands and power-down entry/exit commands are allowed. Therefore, after Te, CKE may go low in accordance to Power-Down entry and exit specification (see section 7.4.24 **"Power-Down"**).

The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete or the memory controller shall wait a minimum of tINIT5 before proceeding.

As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured.

After the DAI-bit (MR#0, "DAI") is set to zero "DAI complete" by the memory device, the device is in idle state (Tf). The state of the DAI status bit can be determined by an MRR command to MR#0.

The LPDDR2 SDRAM device will set the DAI-bit no later than tINIT5 (10 µS) after the Reset command. The memory controller shall wait a minimum of tINIT5 or until the DAI-bit is set before proceeding.

After the DAI-Bit is set, it is recommended to determine the device type and other device characteristics by issuing MRR commands (MR0 "Device Information" etc.).

#### 5. ZQ Calibration:

After tINIT5 (Tf), an MRW ZQ Initialization Calibration command may be issued to the memory (MR10). This command is used to calibrate the LPDDR2 output drivers (RON) over process, voltage, and temperature. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection. In systems in which more than one LPDDR2 device exists on the same bus, the controller must not overlap ZQ Calibration commands. The device is ready for normal operation after tZQINIT.

#### 6. Normal Operation:

After tZQINIT (Tg), MRW commands may be used to properly configure the memory, for example the output buffer driver strength, latencies etc. Specifically, MR1, MR2, and MR3 shall be set to configure the memory for the target frequency and memory configuration.

The LPDDR2 device will now be in IDLE state and ready for any valid command.


After Tg, the clock frequency may be changed according to the clock frequency change procedure described in section 7.4.26 **"Input Clock Stop and Frequency Change"**.



#### 7.2.2 Timing Parameters for Initialization

Symbol	Va	Value		Comment			
Symbol	min	max	Unit	Comment			
<b>t</b> INITO		20	mS	Maximum Power Ramp Time			
tinit1	100		nS	Minimum CKE low time after completion of power ramp			
tinit2	5		tСK	Minimum stable clock before first CKE high			
tinit3	200		μS	Minimum Idle time after first CKE assertion			
tinit4	1		μS	Minimum Idle time after Reset command			
tinit5		10	μS	Maximum duration of Device Auto-Initialization			
tzqinit	1		μS	ZQ Initial Calibration for LPDDR2-S4			
tСКb	18	100	nS	Clock cycle time during boot			

#### 7.2.3 Power Ramp and Initialization Sequence







#### 7.2.4 Initialization after Reset (without Power ramp)

If the RESET command is issued outside the power up initialization sequence, the reinitialization procedure shall begin with step 3 (Td).

#### 7.2.5 Power-off Sequence

The following sequence shall be used to power off the LPDDR2 device.

While removing power, CKE shall be held at a logic low level ( $\leq 0.2 \times VDDCA$ ), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

DQ, DM, DQS\_t and DQS\_c voltage levels must be between VssQ and VDDQ during power off sequence to avoid latch-up. CK\_t, CK\_c, CS\_n and CA input levels must be between VssCA and VDDCA during power off sequence to avoid latch-up.

Tx is the point where any power supply decreases under its minimum value specified in 8.2.1.1 "**Recommended DC Operating Conditions**" table.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

The time between Tx and Tz (tPOFF) shall be less than 2s.

The following conditions apply:

Between Tx and Tz, VDD1 must be greater than VDD2 - 200 mV.

Between Tx and Tz, VDD1 and VDD2 must be greater than VDDCA - 200 mV.

Between Tx and Tz, VDD1 and VDD2 must be greater than VDDQ - 200 mV.

Between Tx and Tz, VREF must always be less than all other supply voltages.

The voltage difference between any of Vss, Vssq, and VsscA pins may not exceed 100 mV.

For supply and reference voltage operating conditions, see 8.2.1.1 "Recommended DC Operating Conditions" table.

#### 7.2.6 Timing Parameters Power-Off

Ī	Symbol Value Unit		Comment			
	Symbol	min			Comment	
ĺ	tPOFF	-	2	S	Maximum Power-Off Ramp Time	

#### 7.2.7 Uncontrolled Power-Off Sequence

The following sequence shall be used to power off the LPDDR2 device under uncontrolled condition.

Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table. After turning off all power supplies, any power supply current capacity must be zero, except for any static charge remaining in the system.

Tz is the point where all power supply first reaches 300 mV. After Tz, the device is powered off. The time between Tx and Tz (tPOFF) shall be less than 2s. The relative levels between supply voltages are uncontrolled during this period.

VDD1 and VDD2 shall decrease with a slope lower than 0.5 V/ $\mu$ S between Tx and Tz.

Uncontrolled power off sequence can be applied only up to 400 times in the life of the device.





## 7.3 Mode Register Definition

#### 7.3.1 Mode Register Assignment and Definition

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

#### 7.3.1.1 Mode Register Assignment

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
0	00H	Device Info.	R		(RFU)		RZ	ZQI	DNVI	DI	DAI	
1	01H	Device Feature 1	W	nW	R (for	AP)	WC	BT		BL		
2	02H	Device Feature 2	W		(RI	FU)			RL & WL			
3	03H	I/O Config-1	W		(RI	FU)		DS				
4	04H	Refresh Rate	R	TUF		(RF	-U)	Refresh Rate				
5	05H	Basic Config-1	R			LPD	DR2 M	anufac	turer ID			
6	06H	Basic Config-2	R				Revis	sion ID				
7	07H	Basic Config-3	R				Revis	Revision ID1 Revision ID2				
8	08H	Basic Config-4	R	I/O v	width		Density Type			/pe		
9	09H	Test Mode	W			Vend	or-Specific Test Mode					
10	0AH	I/O Calibration	W			(	Calibra	tion Co	de			
11-15	0BH~0FH	(reserved)	-				(F	(RFU)				
16	10H	PASR_Bank	W				Ban	nk Mask				
17	11H	(Reserved)	W				(F	(RFU)				
18-19	12H~13H	(Reserved)	-				(F	FU)				
20-31	14h - 1Fh		R	eserve	d for N	VM			EU)			
32	20H	DQ Calibration Pattern A	R		5	See 7.4	.20.2 "	DQ Ca	libratio	n"		
33-39	21H~27H	(Do Not Use)	-									
40	28H	DQ Calibration Pattern B	R		S	See 7.4	.20.2 "	DQ Ca	libratio	n"		
41-47	29H~2FH	(Do Not Use)	-									
48-62	30H~3EH	(Reserved)	-				(F	RFU)				
63	3FH	Reset	W					Х				
64-126	40H~7EH	(Reserved)	-				(RFU)					
127	7FH	(Do Not Use)	-									
128-190	80H~BEH	(Reserved for Vendor Use)	-				(F	(RFU)				
191	BFH	(Do Not Use)	-					<u> </u>				
192-254	C0H~FEH	(Reserved for Vendor Use)	-				(F	RFU)				
255	FFH	(Do Not Use)	-									

#### Notes:

1. RFU bits shall be set to '0' during Mode Register writes.

2. RFU bits shall be read as '0' during Mode Register reads.

3. All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.

4. All Mode Registers that are specified as RFU shall not be written.

5. Writes to read-only registers shall have no impact on the functionality of the device.

#### 7.3.2 MR0\_Device Information (MA[7:0] = 00H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	(RFU)		R	ZQI	DNVI	DI	DAI	

DAI (Device Auto-Initialization Status)	Read-only	OP0	0 <sub>b</sub> : DAI complete 1 <sub>b</sub> : DAI still in progress
DI (Device Information)	Read-only	OP1	0 <sub>b</sub> : S4 SDRAM
DNVI (Data Not Valid Information)	Read-only	OP2	0b: LPDDR2 SDRAM will not implement DNV functionalit
RZQI (Built in Self Test for RZQ Information)	Read-only	OP[4:3]	<ul> <li>00b: RZQ self test not executed.</li> <li>01b: ZQ-pin may connect to VDDCA or float</li> <li>10b: ZQ-pin may short to GND</li> <li>11b: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)</li> </ul>

Notes:

7.3.3

1. RZQI will be set upon completion of the MRW ZQ Initialization Calibration command.

MR1 Device Feature 1 (MA[7:0] = 01H)

 If ZQ is connected to VDDCA to set default calibration by user, OP[4:3] shall be read as 01. If user does not want to connect ZQ pin to VDDCA, but OP[4:3] is read as 01 or 10, it might indicate a ZQ-pin assembly error. It is recommended that the assembly error being corrected first.

3. In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 as defined above), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

4. In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240 Ohm ± 1%).

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	nWR (for AP)		WC	BT		BL	

			010 <sub>b</sub> : BL4 (default)	
PI		ODIO	011 <sub>b</sub> : BL8	
BL	Write-only	OP[2:0]	<b>100</b> <sub>b</sub> : BL16	
			All others: reserved	
DT		0.00	0 <sub>b</sub> : Sequential (default)	
BT	Write-only	OP3	1 <sub>b</sub> : Interleaved	
		0.5.4	0 <sub>b</sub> : Wrap (default)	
WC	Write-only	OP4	1 b: No wrap (allowed for SDRAM BL4 only)	
			001 <sub>b:</sub> nWR=3 (default)	
			<b>010</b> <sub>b</sub> : nWR=4	
			<b>011b:</b> nWR=5	
nWR	Write-only	OP[7:5]	<b>100</b> <sub>b</sub> : nWR=6	1
			101 <sub>b</sub> : nWR=7	
			110 <sub>b</sub> : nWR=8	
			All others: reserved	

Note:

1. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).



#### 7.3.3.1 Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC)

										Burs	st Cyc	le Nu	ımber	and	Burst	Addr	ess S	eque	nce			
C3	C2	C1	C0	WC	BT	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Х	Х	0b	0b		0.014		0	1	2	3												
Х	Х	1b	0b	wrap	any	4	2	3	0	1												
Х	Х	Х	0b	nw	any		у	y+1	y+2	y+3												
Х	0b	0b	0b				0	1	2	3	4	5	6	7								
Х	0b	1 <sub>b</sub>	0b				2	3	4	5	6	7	0	1								
Х	1b	0b	0b		seq		4	5	6	7	0	1	2	3								
Х	1b	1b	0b	wrap			6	7	0	1	2	3	4	5								
Х	0b	0b	0b	wiap		8	0	1	2	3	4	5	6	7								
х	0b	1b	0b		int		2	3	0	1	6	7	4	5								
Х	1b	0b	0b				4	5	6	7	0	1	2	3								
Х	1b	1b	0b				6	7	4	5	2	3	0	1								
Х	Х	Х	0b	nw	any		illegal (not allowed)															
0b	0b	0b	0b				0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0b	0b	1b	0b				2	3	4	5	6	7	8	9	А	В	С	D	Е	F	0	1
0b	1b	0b	0b				4	5	6	7	8	9	А	В	С	D	Е	F	0	1	2	3
0b	1b	1b	0b		seq		6	7	8	9	А	В	С	D	Е	F	0	1	2	3	4	5
1b	0b	0b	0b	wrap	sey	16	8	9	А	В	С	D	Е	F	0	1	2	3	4	5	6	7
1b	0b	1b	0b			10	А	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1b	1b	0b	0b				С	D	Е	F	0	1	2	3	4	5	6	7	8	9	А	В
1b	1b	1b	0b				Е	F	0	1	2	3	4	5	6	7	8	9	А	В	С	D
Х	Х	Х	0b		int								illega	al (no	t allov	ved)						
Х	Х	Х	0b	nw	any								illega	al (no	t allov	ved)						

Notes:

1. C0 input is not present on CA bus. It is implied zero.

2. For BL=4, the burst address represents C[1: 0].

3. For BL=8, the burst address represents C[2:0].

4. For BL=16, the burst address represents C[3:0].

5. For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address shown in table below.

#### 7.3.3.2 Non Wrap Restrictions

Bus Width	512Mb
	Not across full page boundary
x16	3FE, 3FF, 000, 001
x32	1FE, 1FF, 000, 001
	Not across sub page boundary
x16	1FE, 1FF, 200, 201
x32	None

Note: Non-wrap BL=4 data-orders shown above are prohibited.



#### 7.3.4 MR2\_Device Feature 2 (MA[7:0] = 02H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	(RFL	J)		RL & WL					
RL & WL	W	ite-only	OP[3:(	0010 0011 0100 0101 0110	b: RL = 3 / W b: RL = 4 / W b: RL = 5 / W b: RL = 6 / W b: RL = 7 / W b: RL = 8 / W thers: reserve	L = 2 L = 3 L = 4 L = 4			

#### 7.3.5 MR3\_I/O Configuration 1 (MA[7:0] = 03H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFL	I)				DS	

DS	Write-only	OP[3:0]	0000b: reserved 0001b: 34.3-ohm typical 0010b: 40-ohm typical (default) 0011b: 48-ohm typical 0100b: 60-ohm typical 0101b: reserved 0110b: 80-ohm typical 0111b: 120-ohm typical All others: reserved	
----	------------	---------	---	--

#### 7.3.6 MR4\_Device Temperature (MA[7:0] = 04H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(R	FU)			SDRAM Refre	sh Rate

SDRAM Refresh Rate	Read-only	OP[2:0]	<ul> <li>000b: SDRAM Low temperature operating limit exceeded</li> <li>001b: 4x tREFI, 4x tREFW</li> <li>010b: 2x tREFI, 2x tREFW</li> <li>011b: 1x tREFI, 1x tREFW (≤ 85°C)</li> <li>100b: Reserved</li> <li>101b: 0.25x tREFI, 0.25x tREFW, do not de-rate SDRAM AC timing</li> <li>110b: 0.25x tREFI, 0.25x tREFW, de-rate SDRAM AC timing</li> <li>111b: SDRAM High temperature operating limit exceeded</li> </ul>
Temperature Update Flag (TUF)	Read-only	OP7	<ul> <li>0b: OP[2:0] value has not changed since last read of MR4.</li> <li>1b: OP[2:0] value has changed since last read of MR4.</li> </ul>

#### Notes:

- 1. A Mode Register Read from MR4 will reset OP7 to '0'.
- 2. OP7 is reset to '0' at power-up.
- 3. If OP2 equals '1', the device temperature is greater than 85°C.
- 4. OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when OP[2:0] = 000b or 111b.
- 6. For specified operating temperature range and maximum operating temperature, refer to "Operating Temperature Conditions" table.
- LPDDR2 devices must be derated by adding 1.875 nS to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating value in "LPDDR2 AC Timing" table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in "Temperature Sensor" section.



#### 7.3.7 MR5\_Basic Configuration 1 (MA[7:0] = 05H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR2 Manufacturer ID							
LPDDR2 Manu	facturer ID	Read-on	ly	OP[7:0]	0000 100	0b: Winbon	d

#### 7.3.8 MR6\_Basic Configuration 2 (MA[7:0] = 06H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revision ID1				

Revision ID1	Read-only	OP[7:0]	0000000b: A-version

Note: MR6 is Vendor Specific.

#### 7.3.9 MR7\_Basic Configuration 3 (MA[7:0] = 07H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revision ID2				

Revision ID2	Read-only	OP[7:0]	0000000b: A-version

Note: MR7 is Vendor Specific.

#### 7.3.10 MR8\_Basic Configuration 4 (MA[7:0] = 08H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O w	vidth		D	ensity		Тур	be

Туре	Read-only	OP[1:0]	00 <sub>b</sub> : S4 SDRAM
Density	Read-only	OP[5:2]	<b>0011</b> <sub>b</sub> : 512Mb
I/O width	Read-only	OP[7:6]	00 <sub>b</sub> : x32 01 <sub>b</sub> : x16

#### 7.3.11 MR9\_Test Mode (MA[7:0] = 09H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Vendor-spec	ific Test Mode			



#### 7.3.12 MR10 Calibration (MA[7:0] = 0AH)

	=						
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			ion Code				
Calibratic		Write-only		P[7:0]	0xFF: Calibration 0xAB: Long calil 0x56: Short calib	bration	er initialization

0xC3: ZQ Reset others: Reserved

Notes:

1. Host processor shall not write MR10 with "Reserved" values.

2. LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.

3. See AC timing table for the calibration latency.

4. If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see section 7.4.23 "Mode Register Write ZQ Calibration Command") or default calibration (through the ZQreset command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

5. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

#### 7.3.13 MR16 PASR Bank Mask (MA[7:0] = 10H)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4 SDRAM		Rese	erved			Bank	Mask	

Bank [3:0] Mask	Write-only	OP[3:0]	<ul> <li>0b: self-refresh enable to the bank (=unmasked, default)</li> <li>1b: self-refresh blocked (=masked)</li> <li>OP0: bank 0</li> <li>OP1: bank 1</li> <li>OP2: bank 2</li> <li>OP3: bank 3</li> </ul>
Reserved	Write-only	OP[7:4]	Reserved. Any value written to OP[7:4] are ignored by LPDDR2.

Note: The MR16 is used to control which bank or banks are to be masked or unmasked in self-refresh mode. It has no effect in autorefresh mode because LPDDR2 512Mb device does not support per-bank refresh in auto-refresh mode.

OP	Bank Mask	4-Bank S4 SDRAM		
0	XXXXXXX1	Bank 0		
1	XXXXXX1X	Bank 1		
2	XXXXX1XX	Bank 2		
3	XXXX1XXX	Bank 3		
4	-	-		
5	-	-		
6	-	-		
7	-	-		



## 7.3.14 MR32\_DQ Calibration Pattern A (MA[7:0] = 20H)

Reads to MR32 return DQ Calibration Pattern "A". See section 7.4.20.2 "DQ Calibration".

## 7.3.15 MR40\_DQ Calibration Pattern B (MA[7:0] = 28H)

Reads to MR40 return DQ Calibration Pattern "B". See section 7.4.20.2 "DQ Calibration".

## 7.3.16 MR63\_Reset (MA[7:0] = 3FH): MRW only


OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								

For additonal information on MRW RESET see section 7.4.21 "Mode Register Write Command".

# 7.4 Command Definitions and Timing Diagrams

#### 7.4.1 Activate Command

The SDRAM Activate command is issued by holding CS\_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses are used to select the desired bank. The row addresses are used to determine which row to activate in the selected bank. The Activate command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Activate commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between Activate commands to different banks is tRRD.




#### 7.4.1.1 Activate Command Cycle: tRCD = 3, tRP = 3, tRRD = 2

#### Note:


A Precharge-All command uses tRPab timing, while a Single Bank Precharge command uses tRPpb timing. In this figure, tRP is used to denote either an All-bank Precharge or a Single Bank Precharge

### 7.4.1.2 Command Input Setup and Hold Timing



Note: Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

#### 7.4.1.3 CKE Input Setup and Hold Timing



Notes:

1. After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).

2. After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).



#### 7.4.2 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS\_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW).


The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.

A new burst access must not interrupt the previous 4-bit burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, Reads may be interrupted by Reads and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and tCCD is met.

#### 7.4.3 Burst Read Command

The Burst Read command is initiated by having CS\_n LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid datum is available RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW tRPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers.

Timings for the data strobe are measured relative to the crosspoint of DQS\_t and its complement, DQS\_c.



#### 7.4.3.1 Data Output (Read) Timing (tDQSCKmax)


Notes:

<sup>1.</sup> tDQSCK may span multiple clock periods.


<sup>2.</sup> An effective Burst Length of 4 is shown.



#### 7.4.3.2 Data Output (Read) Timing (tDQSCKmin)




Note: An effective Burst Length of 4 is shown.





#### 7.4.3.3 Burst Read: RL = 5, BL = 4, tDQSCK > tCK



#### 7.4.3.4 Burst Read: RL = 3, BL = 8, tDQSCK < tCK











#### 7.4.3.6 LPDDR2: tDQSCKDM Timing






#### 7.4.3.7 LPDDR2: tDQSCKDS Timing

#### Note:


tDQSCKDSmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn ,tDQSCKm} pair for reads within a consecutive burst within any 160nS rolling window





#### 7.4.3.8 Burst Read Followed by Burst Write: RL = 3, WL = 1, BL = 4

The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU(tDQSCKmax/tCK) + BL/2 + 1 - WL clock cycles. Note that if a read burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated read burst should be used as "BL" to calculate the minimum read to write delay.



#### 7.4.3.9 Seamless Burst Read: RL = 3, BL= 4, tCCD = 2


The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 8 clocks for BL=16 operation.

For LPDDR2-SDRAM, this operation is allowed regardless of whether the accesses read the same or different banks as long as the banks are activated.



### 7.4.4 Reads Interrupted by a Read

For LPDDR2-S4 device, burst read can be interrupted by another read on even clock cycles after the Read command, provided that tCCD is met.



#### 7.4.4.1 Read Burst Interrupt Example: RL = 3, BL= 8, tCCD = 2

#### Notes:

- 1. For LPDDR2-S4 devices, read burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, read burst interrupt may occur on any clock cycle after the intial read command, provided that tCCD is met.
- 3. Reads can only be interrupted by other reads or the BST command.
- 4. Read burst interruption is allowed to any bank inside DRAM.
- 5. Read burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.

### 7.4.5 Burst Write Operation


The Burst Write command is initiated by having CS\_n LOW, CA0 HIGH, CA1 LOW and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Write Latency (WL) is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid data must be driven WL \* tCK + tDQSS from the rising edge of the clock from which the Write command is issued. The data strobe signal (DQS) should be driven LOW twPRE prior to the data input. The data bits of the burst cycle must be applied to the DQ pins tDS prior to the respective edge of the DQS\_t, DQS\_c and held valid until tDH after that edge. The burst data are sampled on successive edges of the DQS\_t, DQS\_c until the burst length is completed, which is 4, 8, or 16 bit burst.

For LPDDR2-SDRAM devices, twR must be satisfied before a precharge command to the same bank may be issued after a burst write operation.


Input timings are measured relative to the crosspoint of DQS\_t and its complement, DQS\_c.



#### 7.4.5.1 Data Input (Write) Timing




### 7.4.5.2 Burst Write: WL = 1, BL= 4






#### 7.4.5.3 Burst Wirte Followed by Burst Read: RL = 3, WL= 1, BL= 4



#### Notes:

- 1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input datum.
- 3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.

#### 7.4.5.4 Seamless Burst Write: WL= 1, BL = 4, tCCD = 2




#### Note:

The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated



### 7.4.6 Writes Interrupted by a Write

For LPDDR2-S4 devices, burst writes can only be interrupted by another write on even clock cycles after the write command, provided that tCCD(min) is met.



#### 7.4.6.1 Write Burst Interrupt Timing: WL = 1, BL = 8, tCCD = 2

Notes:

- 1. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that tCCD(min) is met.
- 3. Writes can only be interrupted by other writes or the BST command.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first write equals two times the number of clock cycles between the first write and the interrupting write.

### 7.4.7 Burst Terminate

The Burst Terminate (BST) command is initiated by having CS\_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of clock. A Burst Terminate command may only be issued to terminate an active Read or Write burst. Therefore, a Burst Terminate command may only be issued up to and including BL/2 - 1 clock cycles after a Read or Write command. The effective burst length of a Read or Write command truncated by a BST command is as follows:


Effective burst length = 2 x {Number of clock cycles from the Read or Write Command to the BST command}

Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL" to calculate the minimum read to write or write to read delay.

The BST command only affects the most recent read or write command. The BST command truncates an ongoing read burst RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued. The BST command truncates an on going write burst WL \* tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

For LPDDR2-S4 devices, the 4-bit prefetch architecture allows the BST command to be issued on an even number of clock cycles after a Write or Read command. Therefore, the effective burst length of a Read or Write command truncated by a BST command is an integer multiple of 4.

#### 7.4.7.1 Burst Write Truncated by BST: WL = 1, BL = 16




Notes:

1. The BST command truncates an ongoing write burst WL \* tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

2. For LPDDR2-S4 devices, BST can only be issued at even number of clock cycles after the Write command.

3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.



#### 7.4.7.2 Burst Read Truncated by BST: RL = 3, BL = 16

Notes:

1. The BST command truncates an ongoing read burst RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued.

2. For LPDDR2-S4 devices, BST can only be issued at even number of clock cycles after the Read command.

3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.




#### 7.4.8 Write Data Mask

One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.

See 7.4.14.2 "Precharge & Auto Precharge Clarification" table for Write to Precharge timings.

#### 7.4.8.1 Write Data Mask Timing





#### 7.4.9 Precharge Operation

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having CS\_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1 are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access tRPab after an All-Bank Precharge command is issued and tRPpb after a Single-Bank Precharge command is issued.

For 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge (tRPab) is equal to the Row Precharge time for a Single-Bank Precharge (tRPpb).

AB (CA4r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-bank device
0	0	0	Bank 0 only
0	0	1	Bank 1 only
0	1	0	Bank 2 only
0	1	1	Bank 3 only
1	DON'T CARE	DON'T CARE	All Banks

#### 7.4.9.1 Bank Selection for Precharge by Address Bits

#### 7.4.10 Burst Read Operation Followed by Precharge

For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length. A new bank active (command) may be issued to the same bank after the Row Precharge time (tRP). A precharge command cannot be issued until after tRAS is satisfied.


For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read command. This time is called tRTP (Read to Precharge).

For LPDDR2-S4 devices, tRTP begins BL/2 - 2 clock cycles after the Read command. If the burst is truncated by a BST command or a Read command to a different bank, the effective "BL" shall be used to calculate when tRTP begins.


See 7.4.14.2 "Precharge & Auto Precharge Clarification" table for Read to Precharge timings.



#### 7.4.10.1 Burst Read Followed by Precharge: RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2



#### 7.4.10.2 Burst Read Followed by Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 3



Publication Release Date: Jan. 19, 2015 Revision: A01-002




#### 7.4.11 Burst Write Followed by Precharge

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time (twR) referenced from the completion of the burst write to the precharge command. No Precharge command to the same bank should be issued prior to the twR delay.

LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been latched completely. Therefore, the write recovery time (twR) starts at different boundaries.

The minimum Write to Precharge command spacing to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length.

See 7.4.14.2 "Precharge & Auto Precharge Clarification" table for Write to Precharge timings.



#### 7.4.11.1 Burst Write Follwed by Precharge: WL = 1, BL = 4



#### 7.4.12 Auto Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle.

If AP is LOW when the Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.


#### 7.4.13 Burst Read with Auto-Precharge

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged.

LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the Read with AP command, whichever is greater. Refer to section 7.4.14.2 **"Precharge & Auto Precharge Clarification"** table for equations related to Auto-Precharge for LPDDR2-S4.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously.

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



#### 7.4.13.1 Burst Read with Auto-Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 2




#### 7.4.14 Burst Write with Auto-Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto Precharge operation on the rising edge which is twR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if both of the following two conditions are satisfied.

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



#### 7.4.14.1 Burst Write with Auto-Precharge: WL = 1, BL = 4



#### 7.4.14.2 Precharge & Auto Precharge Clarification

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Pood	Precharge (to same Bank as Read)	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
Read	Precharge All	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
BST	Precharge (to same Bank as Read)	1	CLK	1
(for Reads)	Precharge All	1	CLK	1
	Precharge (to same Bank as Read w/AP)	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1, 2
	Precharge All	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
	Activate (to same Bank as Read w/AP)	BL/2 + max(2, RU(tRTP/tCK)) - 2 + RU(tRPpb/tCK)	CLK	1
Read w/AP	Write or Write w/AP (same bank)	lllegal	CLK	3
	Write or Write w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	CLK	3
	Read or Read w/AP (same bank)	lllegal	CLK	3
	Read or Read w/AP (different bank)	BL/2	CLK	3
Write	Precharge (to same Bank as Write)	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
vvrite	Precharge All	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
BST	Precharge (to same Bank as Write)	WL + RU(tWR/tCK) + 1	CLK	1
(for Writes)	Precharge All	WL + RU(tWR/tCK) + 1	CLK	1
	Precharge (to same Bank as Write w/AP)	WL + BL/2+ RU(tWR/tCK) + 1	CLK	1
	Precharge All	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
	Activate (to same Bank as Write w/AP)	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	CLK	1
Write w/AP	Write or Write w/AP (same bank)	lllegal	CLK	3
	Write or Write w/AP (different bank)	BL/2		3
	Read or Read w/AP (same bank)	lllegal	CLK	3
	Read or Read w/AP (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	CLK	3
Drocharge	Precharge (to same Bank as Precharge)	1	CLK	1
Precharge	Precharge All	1	CLK	1
	Precharge	1	CLK	1
Precharge All	Precharge All	1	CLK	1

Notes:

1. For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.

2. Any command issued during the specified minimum delay time is illegal.

3. After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write w/AP may not be interrupted or truncated.



#### 7.4.15 Refresh Command

The Refresh command is initiated by having CS\_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of clock.

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in Idle state when REFab is issued (for instance, by Precharge all-bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

As shown in 7.4.15.1 "**Command Scheduling Separations Related to Refresh**" table, the REFab command may not be issued to the memory until the following conditions have been met:

- a) The tRFCab has been satisified after the prior REFab command
- b) The tRP has been satisified after prior Precharge commands

When the All Bank refresh cycle has completed, all banks will be in the Idle state.

As shown in 7.4.15.1 "Command Scheduling Separations Related to Refresh" table, after issuing REFab:

- a) The tRFCab latency must be satisfied before issuing an ACTIVATE command
- b) The tRFCab latency must be satisfied before issuing a REFab command

#### 7.4.15.1 Command Scheduling Separations Related to Refresh

Symbol	minimum delay from	to			
t050-1	DEEab	REFab			
tRFCab	REFab	Activate cmd to any bank			
tRRD	Activate	Activate cmd to different bank than prior Activate			
Note: A bank must be in the Idle state before it is refreshed.					



#### 7.4.16 LPDDR2 SDRAM Refresh Requirements

(1) Minimum number of Refresh commands:

The LPDDR2 SDRAM requires a minimum number of R Refresh (REFab) commands within any rolling Refresh Window (tREFW = 32 mS @ MR4[2:0] = "011" or TCASE  $\leq$  85°C). The required minimum number of Refresh commands and resulting average refresh interval (tREFI) are given in 8.6.1 "**Refresh Requirement Parameters**" table. See Mode Register 4 for tREFW and tREFI refresh multipliers at different MR4 settings.

(2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tREFBW =  $4 \times 8 \times tRFCab$ ).

(3) Refresh Requirements and Self-Refresh:

If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

R\* = R - RU{tSRF / tREFI} = R - RU{R \* tSRF / tREFW}; where RU stands for the round-up function.

#### A) **t**REFW **tSRF** CKE Enter Self-Refresh Exit Self-Refresh **t**REFW B) **t**SRF CKE **t**REFW C) tSRF CKE Exit Self-Refresh D) **t**REFW Enter Self-Refresh tSRF2 SRF1 CKE Enter Self-Refresh Exit Self-Refresh Exit Self-Refresh tSRF=tSRF1+tSRF2

#### 7.4.16.1 Definition of tSRF

Several examples on how tSRF is caclulated:

A: with the time spent in Self-Refresh Mode fully enclosed in the Refresh Window (tREFW).

B: at Self-Refresh entry.

C: at Self-Refresh exit.

D: with several different invervals spent in Self Refresh during one tREFW interval.



In contrast to JESD79 and JESD79-2 and JESD79-3 compliant SDRAM devices, LPDDR2-S4 devices allow significant flexibility in scheduling REFRESH commands, as long as the boundary conditions above are met. In the most straight forward case a REFRESH command should be scheduled every tREFI. In this case Self-Refresh may be entered at any time.


The users may choose to deviate from this regular refresh pattern e.g., to enable a period where no refreshes are required. As an example, using a 1Gb LPDDR2-S4 device, the user can choose to issue a refresh burst of 4096 REFRESH commands with the maximum allowable rate (limited by tREFBW) followed by a long time without any REFRESH commands, until the refresh window is complete, then repeating this sequence. The achieveable time without REFRESH commands is given by tREFW - (R / 8) \* tREFBW = tREFW - R \* 4 \* tRFCab.@ TCASE  $\leq$  85°C this can be up to 32 mS - 4096 \* 4 \* 130 nS  $\approx$  30 mS.

While both - the regular and the burst/pause - patterns can satisfy the refresh requirements per rolling refresh interval, if they are repeated in every subsequent 32 mS window, extreme care must be taken when transitioning from one pattern to another to satisfy the refresh requirement in every rolling refresh window during the transition.

Figure of **7.4.16.3** shows an example of an allowable transition from a burst pattern to a regular, distributed pattern. If this transition happens directly after the burst refresh phase, all rolling tREFW interval will have at least the required number of refreshes.

Figure of **7.4.16.4** shows an example of a non-allowable transition. In this case the regular refresh pattern starts after the completion of the pause-phase of the burst/pause refresh pattern. For several rolling tREFW intervals the minimmun number of REFRESH commands is not satisfied.

The understanding of the pattern transition is extremly relevant (even if in normal operation only one pattern is employed), as in Self-Refresh-Mode a regular, distributed refresh pattern has to be assumed, which is reflected in the equation for R\* above. Therefore it is recommended to enter Self-Refresh-Mode ONLY directly after the burst-phase of a burst/pause refresh pattern as indicated in figure of **7.4.16.5** and begin with the burst phase upon exit from Self-Refresh.




#### 7.4.16.2 Regular, Distributed Refresh Pattern

Notes:

1. Compared to repetitive burst Refresh with subsequent Refresh pause.

2. For an example, in a 1Gb LPDDR2 device at TCASE ≤ 85°C, the distributed refresh pattern would have one REFRESH command per 7.8 μS; the burst refresh pattern would have an average of one refresh command per 0.52 μS followed by ≈30 mS without any REFRESH command.


#### 7.4.16.3 Allowable Transition from Repetitive Burst Refresh



Notes:

- 1. Shown with subsequent Refresh pause to regular distributed Refresh pattern.
- For an example, in a 1Gb LPDDR2 device at TCASE ≤ 85°C, the distributed refresh pattern would have one REFRESH command per 7.8 μS; the burst refresh pattern would have an average of one refresh command per 0.52 μS followed by ≈30 mS without any REFRESH command.






#### Notes:

1. Shown with subsequent Refresh pause to regular distributed Refresh pattern.

2. Only  $\approx$ 2048 REFRESH commands (< R which is 4096) in the indicated tREFW window.




#### 7.4.16.5 Recommended Self-Refresh Entry and Exit



Note:

1. In conjunction with a Burst/Pause Refresh patterns.



Ty+1

Т



#### 7.4.17 Self Refresh Operation

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS\_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR2-S4 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-S4 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher temperatures.


Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDDCA) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefDQ and VrefCA may be at any level within minimum and maximum levels (see section 8.1 "**Absolute Maximum DC Ratings**" table). However prior to exit Self-Refresh, VrefDQ and VrefCA must be within specified limits (see section 8.2.1.1 "**Recommended DC Operating Conditions**" table). The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minmum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least txsR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period txsR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval txsR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (one all-bank) is issued before entry into a subsequent Self Refresh.



For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section 7.4.16 "LPDDR2 SDRAM Refresh Requirements", since no refresh operations are performed in power-down mode.



#### Notes:

- Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grad
- 2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- 4. A valid command may be issued only after tXSR is satisfied. NOPs shall be issued during tXSR.

#### 7.4.18 Partial Array Self-Refresh: Bank Masking

Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 4 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 4 banks. For bank masking bit assignments, see section 7.3.13 Mode Register 16 "MR16\_PASR\_Bank Mask (MA[7:0] = 10H)".


The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits.



#### 7.4.19 Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers. The Mode Register Read (MRR) command is initiated by having CS\_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r- CA4r}. The mode register contents are available on the first data beat of DQ[0:7], RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in section 7.4.20.2 "**DQ Calibration**". All DQS\_t, DQS\_c shall be toggled for the duration of the Mode Register Read burst.

The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS\_t, DQS\_c shall be toggled.




#### 7.4.19.1 Mode Register Read Timing Example: RL = 3, tMRR = 2

Notes:

- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register data is valid only on DQ[0-7] on the first beat. Subsequent beats contain valid, but undefined data. DQ[8-max] contain valid, but undefined data for the duration of the MRR burst.
- 4. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.
- 5. Mode Register Reads to DQ Calibration registers MR32 and MR40 are described in the section on DQ Calibration.
- 6. Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 7. Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

The MRR command shall not be issued earlier than BL/2 clock cycles after a prior Read command and WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior Write command, because read-bursts and write-bursts shall not be truncated by MRR. Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL".




#### 7.4.19.2 Read to MRR Timing Example: RL = 3, tMRR = 2

Notes:

1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.

2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.



#### 7.4.19.3 Burst Write Followed by MRR: RL = 3, WL = 1, BL = 4

Notes:

1. The minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL + 1 + BL/2 + RU( tWTR/tCK)].

2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.



#### 7.4.20 Temperature Sensor

LPDDR2 SDRAM features a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the Extended Temperature Range and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature (See 8.2.3 "**Operating Temperature Conditions**" table) may be used to determine whether operating temperature requirements are being met.

LPDDR2 devices shall monitor device temperature and update MR4 according to tTSI. Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification (See 8.2.3 "**Operating Temperature Conditions**" table) that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 011b.

To assure proper operation using the temperature sensor, applications should consider the following factors:

TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

LPDDR2 devices shall allow for a 2°C temperature margin between the point at which the device temperature enters the Extended Temperature Range and point at which the controller re-configures the system accordingly.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

TempGradient x (ReadInterval + tTSI + SysRespDelay)  $\leq 2^{\circ}C$ 

#### **Table of Temperature Sensor**

Symbol	Parameter	Max/Min	Value	Unit
TempGradient	System Temperature Gradient	Max	System Dependent	°C/S
ReadInterval	MR4 Read Interval	Max	System Dependent	mS
ttsi	Temperature Sensor Interval	Max	32	mS
SysRespDelay	System Response Delay	Max	System Dependent	mS
TempMargin	Device Temperature Margin	Max	2	°C


For example, if TempGradient is 10°C/s and the SysRespDelay is 1 mS:

 $10 \degree C/s \times (ReadInterval + 32mS + 1mS) \le 2 \degree C$ 

In this case, ReadInterval shall be no greater than 167 mS.



#### 7.4.20.1 Temperature Sensor Timing



#### 7.4.20.2 DQ Calibration

LPDDR2 device features a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern "A") or MR40 (Pattern "B") will return the specified pattern on DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices.

For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst.


For LPDDR2-S4 devices, MRR DQ Calibration commands may only occur in the Idle state.

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description
Pattern A	MR32	1	0	1	0	Read to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	Read to MR40 return DQ calibration pattern B

#### Table of Data Calibration Pattern Description



#### 7.4.20.3 MR32 and MR40 DQ Calibration Timing Example: RL = 3, tMRR = 2



Notes:


- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register Reads to MR32 and MR40 drive valid data on DQ[0] during the entire burst. For x16 devices, DQ[8] shall drive the same information as DQ[0] during the burst. For x32 devices, DQ[8], DQ[16], and DQ[24] shall drive the same information as DQ[0] during the burst.
- 4. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or they may drive 0b during the burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or they may drive 0b during the burst.
- 5. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.



#### 7.4.21 Mode Register Write Command

The Mode Register Write command is used to write configuration data to mode registers. The Mode Register Write (MRW) command is initiated by having CS\_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode Register Writes to read-only registers shall have no impact on the functionality of the device.

For LPDDR2-S4 devices, the MRW may only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in the idle precharge state is to issue a Precharge-All command.



#### 7.4.21.1 Mode Register Write Timing Example: RL = 3, tMRW = 5

Notes:

1. The Mode Register Write Command period is tMRW. No command (other than Nop) is allowed during this period.

2. At time Ty, the device is in the idle state.

Current State	Command	Intermediate State	Next State
	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
All Banks Idle	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
	MRW (RESET)	Resetting (Device Auto-Initialization)	All Banks Idle
	MRR	Mode Register Reading (Bank(s) Active)	Bank(s) Active
Bank(s) Active	MRW	Not Allowed	Not Allowed
	MRW (RESET)	Not Allowed	Not Allowed



#### 7.4.22 Mode Register Write Reset (MRW Reset)

Any MRW command issued to MRW63 initiates an MRW Reset. The MRW Reset command brings the device to the Device Auto-Initialization (Resetting) State in the Power-On Initialization sequence (see step 3 in sections 7.2.1 "**Power Ramp and Device Initialization**"). The MRW Reset command may be issued from the Idle state for LPDDR2-S4 devices. This command resets all Mode Registers to their default values. No commands other than NOP may be issued to the LPDDR2 device during the MRW Reset period (tiNIT4). After MRW Reset, boot timings must be observed until the device initialization sequence is complete and the device is in the Idle state. Array data for LPDDR2-S4 devices are undefined after the MRW Reset command.

For the timing diagram related to MRW Reset, refer to 7.2.3 "Power Ramp and Initialization Sequence" figure.

#### 7.4.23 Mode Register Write ZQ Calibration Command

The MRW command is also used to initiate the ZQ Calibration command. The ZQ Calibration command is used to calibrate the LPDDR2 ouput drivers (RON) over process, temperature, and voltage. LPDDR2-S4 devices support ZQ Calibration.

There are four ZQ Calibration commands and related timings times, tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT corresponds to the initialization calibration, tZQRESET for resetting ZQ setting to default, tZQCL is for long calibration, and tZQCS is for short calibration. See Mode Register 10 (MR10) for description on the command codes for the different ZQ Calibration commands.

The Initialization ZQ Calibration (ZQINIT) shall be performed for LPDDR2-S4 devices. This Initialization Calibration achieves a RON accuracy of  $\pm 15\%$ . After initialization, the ZQ Long Calibration may be used to re-calibrate the system to a RON accuracy of  $\pm 15\%$ . A ZQ Short Calibration may be used periodically to compensate for temperature and voltage drift in the system.

The ZQReset Command resets the RON calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure RON accuracy to  $\pm 30\%$  when ZQCS and ZQCL are not used.

One ZQCS command can effectively correct a minimum of 1.5% (ZQCorrection) of RON impedance error within tzqcs for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity'. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the LPDDR2 is subject to in the application, is illustrated. The interval could be defined by the following formula:

ZQCorrection

### (TSens × Tdriftrate) + (VSens × Vdriftrate)

where TSens = max(dRONdT) and VSens = max(dRONdV) define the LPDDR2 temperature and voltage sensitivities.

For example, if TSens = 0.75% / °C, VSens = 0.20% / mV, Tdriftrate =  $1^{\circ}$ C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:


$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged.

No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQINIT, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ pin's current consumption path to reduce power.


In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQINIT, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected to VDDCA. In this case, the LPDDR2 device shall ignore ZQ calibration commands and the device will use the default calibration settings (See section 8.2.6.5 **"RONPU and RONPD Characteristics without ZQ Calibration"** Output Driver DC Electrical Characteristics without ZQ Calibration table).

#### 7.4.23.1 ZQ Calibration Initialization Timing Example



Notes:

- 1. The ZQ Calibration Initialization period is tZQINIT. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.



#### 7.4.23.2 ZQ Calibration Short Timing Example


#### Notes:

1. The ZQ Calibration Short period is tZQCS. No command (other than Nop) is allowed during this period.

2. CKE must be continuously registered HIGH during the calibration period.


3. All devices connected to the DQ bus should be high impedance during the calibration process.

#### 7.4.23.3 ZQ Calibration Long Timing Example



Notes:

- 1. The ZQ Calibration Long period is tZQCL. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.



#### 7.4.23.4 ZQ Calibration Reset Timing Example

#### Notes:

1. The ZQ Calibration Reset period is tZQRESET. No command (other than Nop) is allowed during this period.

- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.



#### 7.4.23.5 ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ Calibration function, a 240 Ohm  $\pm$  1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited (See section 8.2.6.7 **"Input/Output Capacitance"** table).

#### 7.4.24 Power-Down

For LPDDR2 SDRAM, power-down is synchronously entered when CKE is registered LOW and CS\_n HIGH at the rising edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. CKE is allowed to go LOW while any of other operations such as row activation, precharge, autoprecharge, or refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power down.


For LPDDR2 SDRAM, if power-down occurs when all banks are idle, this mode is referred to as idle power- down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK\_t, CK\_c, and CKE. In power-down mode, CKE must be maintained LOW while all other input signals are "Don't Care". CKE LOW must be maintained until tCKE has been satisfied. VREF must be maintained at a valid level during power down.

VDDQ may be turned off during power down. If VDDQ is turned off, then VREFDQ must also be turned off. Prior to exiting power down, both VDDQ and VREFDQ must be within their respective min/max operating ranges (See 8.2.1.1 "**Recommended DC Operating Conditions**" table).

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section 7.4.16 "LPDDR2 SDRAM Refresh Requirements", as no refresh operations are performed in power-down mode.

The power-down state is exited when CKE is registered HIGH. The controller shall drive CS\_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP after CKE goes HIGH. Power-down exit latency is defined in section 8.7.1 "LPDDR2 AC Timing" table.




#### 7.4.24.1 Basic Power Down Entry and Exit Timing

#### Note:


Input clock frequency may be changed or the input clock stopped during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minmum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



#### 7.4.24.2 CKE Intensive Environment




7.4.24.3 Refresh to Refresh Timing with CKE Intensive Environment



#### Note:


The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift.

#### 7.4.24.4 Read to Power-Down Entry



Note:

CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.




#### 7.4.24.5 Read with Auto Precharge to Power-Down Entry

Note:


CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.

#### 7.4.24.6 Write to Power-Down Entry



#### Note:

CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) clock cycles after the clock on which the Write command is registered.




#### 7.4.24.7 Write with Auto Precharge to Power-Down Entry

#### Note:

CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) + 1 clock cycles after the Write command is registered.


#### 7.4.24.8 Refresh Command to Power-Down Entry



#### Note:

CKE may go LOW tIHCKE after the clock on which the Refresh command is registered.






#### Note:

CKE may go LOW tIHCKE after the clock on which the Activate command is registered.






#### Note:


CKE may go LOW tIHCKE after the clock on which the Precharge/Precharge-All command is registered.

#### 7.4.24.11 Mode Register Read to Power-Down Entry



#### Note:

CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Mode Register Read command is registered.



#### 7.4.24.12MRW Command to Power-Down Entry

#### Note:

CKE may be registered LOW tMRW after the clock on which the Mode Register Write command is registered.

### 7.4.25 Deep Power-Down


Deep Power-Down is entered when CKE is registered LOW with CS\_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down. VrefDQ and VrefCA may be at any level within minimum and maximum levels (See 8.1 "Absolute Maximum DC Ratings"). However prior to exiting Deep Power-Down, Vref must be within specified limits (See 8.2.1.1 "Recommended DC Operating Conditions").



The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE and CS\_n are registered HIGH, while meeting tISCKE with a stable clock input. The SDRAM must be fully re-initialized by controller as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



#### 7.4.25.1 Deep Power Down Entry and Exit Timing

Notes:

- 1. Initialization sequence may start at any time after TC.
- 2. tINIT3 and TC refer to timings in the LPDDR2 initialization sequence. For more detail, see section 7.2 "Power-up, Initialization, and Power-Off".
- 3. Input clock frequency may be changed or the input clock stopped during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minmum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

### 7.4.26 Input Clock Stop and Frequency Change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- · Refresh Requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate, or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.



LPDDR2 devices support clock stop during CKE LOW under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH during clock stop;
- Refresh Requirements apply during clock stop;
- During clock stop, only REFab commands may be executing;
- Any Activate, or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh Requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- CS\_n shall be held HIGH during clock frequency change;
- During clock frequency change, only REFab commands may be executing;
- The LPDDR2 device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH during clock stop;
- CS\_n shall be held HIGH during clock clock stop;
- Refresh Requirements apply during clock stop;
- During clock stop, only REFab commands may be executing;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to stopping the clock;
- The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2tcK + tXP.

#### 7.4.27 No Operation Command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

1. CS\_n HIGH at the clock rising edge N.

2. CS\_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### 7.5 Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



#### 7.5.1 Command Truth Table

	Com	mand Pins	5					DDR C	A Pins (1	0)				CK_t
Command	CK CK_t(n-1)	E CK_t(n)	CS_N	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	EDGE
			L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	Ţ
MRW	Н	н	х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7
MRR		н	L	L	L	L	н	MA0	MA1	MA2	MA3	MA4	MA5	Ŀ
MIKK	Н	П	х	MA6	MA7				>	K				7
Refresh	н	н	L	L	L	Н	н			Х				ſ
(all bank)			х				I		Х					7
Enter	Н	L	L	L	L	Н				Х				
Self Refresh	Х		Х		<b></b>	1	1		Х	1	1	[		<u> </u>
Activate	н	Н	L	L	н	R8	R9	R10	R11	R12	BA0	BA1	Х	الم الم
(bank)			Х	R0	R1	R2	R3	R4	R5	R6	R7	Х	Х	
Write (bank)	н	Н	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	Х	
			X	AP* <sup>3,4</sup>	C3	C4	C5	C6	C7	C8	C9	X	X	
Read (bank)	н	Н	L X	H AP* <sup>3,4</sup>	L C3	H C4	RFU C5	RFU C6	C1 C7	C2 C8	BA0 C9	BA1 X	X X	
			^ L	H	H H	L L	Н	AB	x	x	BA0	A BA1	x	<u>₹</u>
Precharge (per bank, all bank)	н	Н	X			-		//B	x	~	2/10	BAT	~	
			L	н	н	L	L			х	(			<u> </u>
BST	н	Н	х						х					_ _
Enter Deep	н		L	Н	Н	L				Х				
Power Down	х	L	х		1	1			Х					Ţ
			L	Н	Н	н				Х				Ŀ
NOP	Н	Н	х						Х					Ţ
Maintain PD,SREF,DPD	L	L	L	Н	Н	н				Х				Ŀ
(NOP)	L	L	х						х					Ţ
NOP	н	н	н						Х					Ţ
			х						Х					7_
Maintain PD,SREF,DPD	L	L	Н						Х					
(NOP)			Х						Х					
Enter Power Down	Н	L	Н						Х					
	X		X						X					
Exit PD, SREF,DPD	L	н	H						X					
	Х		Х						Х					_ <b>*</b> _



#### Notes:

- 1. All LPDDR2 commands are defined by states of CS\_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2. For LPDDR2 SDRAM, Bank addresses BA0 and BA1 (BA) determine which bank is to be operated upon.
- 3. AP is significant only to SDRAM.
- 4. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5. "X" means "H or L (but a defined logic level)".
- 6. Self refresh exit and Deep Power Down exit are asynchronous.
- 7. VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8. CAxr refers to command/address bit "x" on the rising edge of clock.
- 9. CAxf refers to command/address bit "x" on the falling edge of clock.
- 10. CS\_n and CKE are sampled at the rising edge of clock.
- 11. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 12. AB "high"during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

Device Current State <sup>*3</sup>	CKEn-1 <sup>*1</sup>	CKEn <sup>*1</sup>	CS_n*2	Command n <sup>*4</sup>	Operation n <sup>*4</sup>	Device Next State	Notes
Active Power Down	L	L	Х	Х	Maintain Active Power Down	Active Power Down	
Active Power Down	L	Н	Н	NOP	Exit Active Power Down	Active	6, 9
Idle Power Down	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
Idle Power Down	L	Н	Н	NOP	Exit Idle Power Down	ldle	6, 9
Resetting Power Down	L	L	х	х	Maintain Resetting Power Down	Resetting Power Down	
	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power Down	L L X X Maintain			Deep Power Down			
	L H H NOP Exit Deep Power Dow		Exit Deep Power Down	Power On	8		
Self Refresh	L	L	Х	Х	Maintain Self Refresh	Self Refresh	
Sell Reliesh	L	Н	Н	NOP	Exit Self Refresh	ldle	7, 10
Bank(s) Active	н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	н	L	Н	NOP	Enter Idle Power Down	Idle Power Dow	
All Banks Idle	н	L	L	Enter Self Refresh	Enter Self Refresh	Self Refresh	
	н	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	н	L	Н	NOP	Enter Resetting Power Down		
Others states	Н	Н		Refer to the Con	mand Truth Table		

#### 7.5.2 CKE Truth Table

#### Notes:

1. "CKEn" is the logic state of CKE at clock rising edge n; "CKEn-1" was the state of CKE at the previous clock edge.

2. "CS\_n" is the logic state of CS\_n at the clock rising edge n;

3. "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.

4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".

5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

6. Power Down exit time (tXP) should elapse before a command other than NOP is issued.

7. Self-Refresh exit time (tXSR) should elapse before a command other than NOP is issued.

8. The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Func tional Description.

9. The clock must toggle at least once during the tXP period.

10. The clock must toggle at least once during the tXSR time.

11. X' means 'Don't care'.

12. Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.



#### 7.5.3 Current State Bank n - Command to Bank n Truth Table

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	6
العالم	MRW	Load value to Mode Register	MR Writing	6
Idle	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	6, 7
	Precharge	Deactivate row in bank or banks	Precharging	8, 14
	Read	Select column, and start read burst	Reading	
Davis A atting	Write	Select column, and start write burst	Writing	
Row Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
	BST	Read burst terminate	Active	12
	Write	Select column, and start new write burst	Writing	9, 10
Writing	Read	Select column, and start read burst	Reading	9, 10, 13
	BST	Write burst terminate	Active	12
Power On	Reset	Begin Device Auto-Initialization	Resetting	6, 8
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

#### Notes:

1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.

2. All states and sequences not shown are illegal or reserved.

3. Current State Definitions:

Idle: The bank or banks have been precharged, and tRP has been met.

Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.

Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and 7.5.3 "Current State Bank n - Command to Bank n Truth Table", and according to 7.5.4 "Current State Bank n - Command to Bank m Truth Table".

Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.

Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.

Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.



5. The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

Refreshing (All Bank): starts with registration of a Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- 6. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 7. Not bank-specific reset command is achieved through Mode Register Write command.
- 8. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for pre- charging.
- 9. A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 10. The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 11. A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.
- 12. Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 13. A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 14. If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



#### 7.5.4 Current State Bank n - Command to Bank m Truth Table

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
Row Activating, Active, or	Precharge	Deactivate row in bank or banks	Precharging	9
Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Readin	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	Read	Select column, and start read burst from Bank m	Reading	8
Reading (Autoprecharge disabled)	Write	Select column, and start write burst to Bank m	Writing	8, 14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(Autoprecharge disabled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

#### Notes:

1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.

- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:

Idle: the bank has been precharged, and tRP has been met.

Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.



- 4. Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- 5. A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

- 7. tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8. Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for pre- charging.
- 10. MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when tRCD is met).
- 11. MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.
- 12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 13. The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tRCD and tRP respectively.
- 14. A Write command may be applied after the completion of the Read burst; otherwise a BST must be issued to end the Read prior to asserting a Write command.
- 15. Read with auto precharge enabled or a Write with auto precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in 7.4.14.2 "Precharge & Auto Precharge Clarification" table are followed.
- 16. A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- 17. Reset command is achieved through Mode Register Write command.
- 18. BST is allowed only if a Read or Write burst is ongoing.

#### 7.5.5 Data Mask Truth Table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	Х	1

Note:

1. Used to mask write data, provided coincident with the corresponding data.



# 8. ELECTRICAL CHARACTERISTIC

# 8.1 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	Vdd1	-0.4	+2.3	V	2
VDD2 supply voltage relative to VSS	Vdd2	-0.4	+1.6	V	2
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	+1.6	V	2, 4
VDDQ supply voltage relative to VSSQ	Vddq	-0.4	+1.6	V	2, 3
Voltage on any ball relative to Vss	Vin, Vout	-0.4	+1.6	V	
Storage Temperature	Tstg	-55	+125	°C	5

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. See "Power Ramp" in section 7.2.1 "Power Ramp and Device Initialization" for relationships between power supplies.

3. VREFDQ  $\leq$  0.6 x VDDQ; however, VREFDQ may be  $\geq$  VDDQ provided that VREFDQ  $\leq$  300mV.

4. VREFCA  $\leq$  0.6 x VDDCA; however, VREFCA may be  $\geq$  VDDCA provided that VREFCA  $\leq$  300mV.

5. Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

# 8.2 AC & DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

# 8.2.1 Recommended DC Operating Conditions

## 8.2.1.1 Recommended DC Operating Conditions

Symbol	L	LPDDR2-S4B		DRAM	Unit
Symbol	Min	Тур	Max	DRAIVI	Unit
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.30	Core Power2	V
VDDCA	1.14	1.20	1.30	Input Buffer Power	V
VDDQ	1.14	1.20	1.30	I/O Buffer Power	V

Note: VDD1 uses significantly less power than VDD2.



## 8.2.2 Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current For CA, CKE, CS_n, CK_t, CK_c Any input $0V \le VIN \le VDDCA$ (All other pins not under test = $0V$ )	١L	-2	2	μA	2
VREF supply leakage current VREFDQ = VDDQ/2 or VREFCA = VDDCA/2 (All other pins not under test = 0V)	Ivref	-1	1	μA	1

#### Notes:

1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

2. Although DM is for input only, the DM leakage shall match the DQ and DQS\_t/DQS\_c output leakage specification.

# 8.2.3 Operating Temperature Conditions

Parameter/Condition	Symbol	Min	Max	Unit
Standard	Toper	-40	85	°C
Extended	TOPER	85	105	°C

#### Notes:

1. Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

Some applications require operation of LPDDR2 in the maximum temperature conditons in the Extended Temperature Range between 85°C and 105°C case temperature. For LPDDR2 devices, some derating is neccessary to operate in this range. See the MR4 Device Temperature (MA[7:0] = 04h) table.

3. Either the device operating temperature or the temperature sensor (See section 7.4.20 "**Temperature Sensor**") may be used to set an appropriate refresh rate, determine the need for AC timing derating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

4. All parts list in section 3 ordering information table will not guarantee to meet AC specification in the range of extended temperature range.

## 8.2.4 AC and DC Input Measurement Levels

#### 8.2.4.1 AC and DC Logic Input Levels for Single-Ended Signals

#### 8.2.4.1.1 Single-Ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Desemptor	LPDDR2	L Incit	Natas	
	Parameter	Min	Max	Unit	Notes
V <sub>IHCA</sub> (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
VILCA(AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
VIHCA(DC)	DC input logic high	Vref + 0.130	VDDCA	V	1
VILCA(DC)	DC input logic low	VSSCA	Vref - 0.130	V	1
V <sub>RefCA</sub> (DC)	Reference Voltage for CA and CS_n inputs	0.49 * VDDCA	0.51 * VDDCA	V	3, 4

#### Notes:

1. For CA and CS\_n input only pins. Vref = VrefCA(DC).

2. See section 8.2.5.5 "Overshoot and Undershoot Specifications".

3. The ac peak noise on VRefCA may not allow VRefCA to deviate from VRefCA(DC) by more than ± 1% VDDCA (for reference: approx. ± 12 mV).

4. For reference: approx. VDDCA/2 ± 12 mV.



#### 8.2.4.1.2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Note
VIHCKE	CKE Input High Level	0.8 * VDDCA	Note 1	V	1
VILCKE	CKE Input Low Level	Note 1	0.2 * VDDCA	V	1
Note 1: See section 8.2.5.5 "O	vershoot and Undershoot Specific	ations".			

#### 8.2.4.1.3 Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066/LPDDR2-800			Notes
Symbol	Farameter	Min	Мах	Unit	notes
V <sub>IHDQ</sub> (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
VILDQ(AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
VIHDQ(DC)	DC input logic high	Vref + 0.130	VDDQ	V	1
VILDQ(DC)	DC input logic low	VSSQ	Vref - 0.130	V	1
V <sub>RefDQ</sub> (DC)	Reference Voltage for DQ, DM inputs	0.49 * VDDQ	0.51 * VDDQ	V	3, 4

Notes:

1. For DQ input only pins. Vref = VrefDQ(DC).

2. See section 8.2.5.5 "Overshoot and Undershoot Specifications".

 The ac peak noise on VRefDQ may not allow VRefDQ to deviate from VRefDQ(DC) by more than ± 1% VDDQ (for reference: approx. ±12 mV).


4. For reference: approx.  $VDDQ/2 \pm 12 \text{ mV}$ .

## 8.2.4.2 Vref Tolerances

The DC tolerance limits and ac-noise limits for the reference voltages VRefCA and VRefDQ are illustrated in below **"VRef(DC) Tolerance and VRef AC-Noise Limits"** figure. It shows a valid reference voltage VRef(t) as a function of time. (VRef stands for VRefCA and VRefDQ likewise). VDD stands for VDDCA for VRefCA and VDDQ for VRefDQ. VRef(DC) is the linear average of VRef(t) over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in 8.2.4.1.1 **"Single-Ended AC and DC Input Levels for CA and CS\_n Inputs"** table. Furthermore VRef(t) may temporarily deviate from VRef(DC) by no more than ± 1% VDD. Vref(t) cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.







The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VRef.

"VRef" shall be understood as VRef(DC), as defined in above "VRef(DC) Tolerance and VRef AC-Noise Limits" figure.


This clarifies that dc-variations of VRef affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with VREF outside these specified levels so long as VREF is maintained between 0.44 x VDDQ (or VDDCA) and 0.56 x VDDQ (or VDDCA) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous VRef (see 8.2.4.1.1 "Single-Ended AC and DC Input Levels for CA and CS\_n Inputs" table and 8.2.4.1.3 "Single-Ended AC and DC Input Levels for DQ and DM" table) Therefore, system timing and voltage budgets need to account for VREF deviations outside of this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with VRef ac-noise. Timing and voltage effects due to ac-noise on VRef up to the specified limit (± 1% of VDD) are included in LPDDR2 timings and their associated deratings.



# 8.2.4.3 Input Signal

# 8.2.4.3.1 LPDDR2-800/1066 Input Signal




#### Notes:

1. Numbers reflect nominal values.

- 2. For CA0-9, CK\_t, CK\_c, and CS\_n, VDD stands for VDDCA. For DQ, DM, DQS\_t, and DQS\_c, VDD stands for VDDQ.
- 3. For CA0-9, CK\_t, CK\_c, and CS\_n, VSS stands for VSSCA. For DQ, DM, DQS\_t, and DQS\_c, VSS stands for VSSQ.



# 8.2.4.4 AC and DC Logic Input Levels for Differential Signals



# 8.2.4.4.2 Differential swing requirements for clock (CK\_t - CK\_c) and strobe (DQS\_t - DQS\_c)

Symbol	Demonster	LPDDR2-800/1066			
	Parameter	Min	Max	– Unit	Notes
VIHdiff(dc)	Differential input high	2 x (VIH(dc) - Vref)	Note 3	V	1
VILdiff(dc)	Differential input logic low	Note 3	2 x (VIL(dc) - Vref)	V	1
VIHdiff(ac)	Differential input high ac	2 x (VIH(ac) - Vref)	Note 3	V	2
VILdiff(ac)	Differential input low ac	Note 3	2 x (VIL(ac) - Vref)	V	2

#### Table of Differential AC and DC Input Levels

Notes:

1. Used to define a differential signal slew-rate. For CK\_t - CK\_c use VIH/VIL(dc) of CA and VREFCA; for DQS\_t - DQS\_c, use VIH/VIL(dc) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

2. For CK\_t - CK\_c use VIH/VIL(ac) of CA and VREFCA; for DQS\_t - DQS\_c, use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

 These values are not defined, however the single-ended signals CK\_t, CK\_c, DQS\_t, and DQS\_c need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to section 8.2.5.5 "Overshoot and Undershoot Specifications".

4. For CK\_t and CK\_c, Vref = VrefCA(DC). For DQS\_t and DQS\_c, Vref = VrefDQ(DC).



## Table of Allowed Time before Ringback (tDVAC) for CK\_t - CK\_c and DQS\_t - DQS\_c

Slew Rate [V/nS]	tDVAC [pS] @  VIHdiff(ac) or VILdiff(ac)  = 440mV
> 4.0	175
4.0	170
3.0	167
2.0	163
1.8	162
1.6	161
1.4	159
1.2	155
1.0	150
< 1.0	150


#### 8.2.4.5 Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK\_t, DQS\_t, CK\_c, or DQS\_c) has also to comply with certain requirements for single-ended signals.

CK\_t and CK\_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle.

DQS\_t, DQS\_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.







Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS\_t, DQS\_c and VDDCA/2 for CK\_t, CK\_c; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL(ac)max, VSEH(ac)min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The signal ended requirements for CK\_t, CK\_c, DQS\_t and DQS\_c are found in 8.2.4.1.1 "Single-Ended AC and DC Input Levels for CA and CS\_n Inputs" table and 8.2.4.1.3 "Single-Ended AC and DC Input Levels for DQ and DM" table, respectively.

Symbol	Deremeter	LPDDR2-800/1066			Nataa
	Parameter	Min	Max	Unit	Notes
	Single-ended high-level for strobes	(Vddq/2) + 0.220	Note 3	V	1, 2
VSEH(AC)	Single-ended high-level for CK_t, CK_c	(VDDCA/2) + 0.220	Note 3	V	1, 2
	Single-ended low-level for strobes	Note 3	(Vddq/2) - 0.220	V	1, 2
VSEL(AC)	Single-ended low-level for CK_t, CK_c	Note 3	(Vddca/2) - 0.220	V	1, 2
Notes:					

## Table of Single-Ended Levels for CK\_t, DQS\_t, CK\_c, DQS\_c


For CK\_t, CK\_c use VSEH/VSEL(ac) of CA; for strobes (DQS0\_t, DQS0\_c, DQS1\_t, DQS1\_c, DQS2\_t, DQS2\_c, DQS3\_t, DQS3\_c) use VIH/VIL(ac) of DQs.
 VIH(ac)/VII (ac) for DQs is based on VEEDO: VSEH(ac)/VSEI (ac) for CA is based on VEECA: if a reduced ac-bidb or ac-low level is used for CA is based on VEECA.

 VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VSEH(ac)/VSEL(ac) for CA is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

These values are not defined, however the single-ended signals CK\_t, CK\_c, DQS0\_t, DQS0\_c, DQS1\_t, DQS1\_c, DQS2\_t, DQS2\_t, DQS3\_t, DQS3\_c need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to section 8.2.5.5 "Overshoot and Undershoot Specifications".

# 8.2.4.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK\_t, CK\_c and DQS\_t, DQS\_c) must meet the requirements of above Single-ended levels for CK\_t, DQS\_t, CK\_c, DQS\_c table. The differential input cross point voltage VIx is measured from the actual cross point of true and complement signals to the midlevel between of VDD and Vss.







## Table of Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-	Unit	Notos	
Symbol	Farameter	Min	Max	Unit	Notes
VIXCA	Differential Input Cross Point Voltage relative to VDDCA/2 for CK_t, CK_c	- 120	120	mV	1, 2
Vixdq	Differential Input Cross Point Voltage relative to VDDQ/2 for DQS_t, DQS_c	- 120	120	mV	1, 2

Notes:

 The typical value of VIX(AC) is expected to be about 0.5 × VDD of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.

2. For CK\_t and CK\_c, Vref = VrefCA(DC). For DQS\_t and DQS\_c, Vref = VrefDQ(DC).

#### 8.2.4.7 Slew Rate Definitions for Single-Ended Input Signals

See section 8.7.2 "CA and CS\_n Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.

See section 8.7.3 "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.

#### 8.2.4.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK\_t, CK\_c and DQS\_t, DQS\_c) are defined and measured as shown in below table and figure.

Departmen	Mea	sured	Defined by		
Description	from	to	Defined by		
Differential input slew rate for rising edge (CK_t - CK_c and DQS_t - DQS_c).	VILdiffmax	VIHdiffmin	[VIHdiffmin - VILdiffmax] / DeltaTRdiff		
Differential input slew rate for falling edge (CK_t - CK_c and DQS_t - DQS_c).	VIHdiffmin	VILdiffmax	[VIHdiffmin - VILdiffmax] / DeltaTFdiff		
Note: The differential signal (i.e. CK t - CK c and DQS t - DQS c) must be linear between these thresholds.					




Figure of Differential Input Slew Rate Definition for DQS\_t, DQS\_c and CK\_t, CK\_c



# 8.2.5 AC and DC Output Measurement Levels

8.2.5.1 Single Ended AC and DC Output Levels

## Table of Single-Ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-	·800/1066	Unit	Notes
VOH(DC)	DC output high measurement level (for IV curve linearity)	0.9 x Vddq		V	1
VOL(DC)	DC output low measurement level (for IV curve linearity)	0.1 x Vddq		V	2
VOH(AC)	AC output high measurement level (for output slew rate)	Vrefdq + 0.12		V	
VOL(AC)	AC output low measurement level (for output slew rate)	Vrefdq - 0.12		V	
107	Output Leakage current (DQ, DM, DQS_t, DQS_c)	Min	-5		
102	(DQ, DQS_t, DQS_c are disabled; $0V \le Vout \le VDDQ$ )	el (for output slew rate)VREFDQ - $0.12$ $\Lambda$ , DQS_t, DQS_c)Min $d;0V \leq Vout \leq VDDQ$ )Max	μA		
	Data RON between pull up and pull down for DO/DM	Miin	-15	%	
( <i>)</i>	Delta RON between pull-up and pull-down for DQ/DM	Max	+15	70	

Notes:

1. IOH = -0.1mA.

2. IOL = +0.1mA.

## 8.2.5.2 Differential AC and DC Output Levels

#### Table of Differential AC and DC Output Levels of (DQS\_t, DQS\_c)

Symbol	Parameter	LPDDR2-800/1066	Unit	Notes
VOHdiff(AC)	AC differential output high measurement level (for output SR)	+ 0.20 x VDDQ	V	
VOLdiff(AC)	AC differential output low measurement level (for output SR)	- 0.20 x Vddq	V	

Notes:

1. IOH = -0.1mA.

2. IOL = +0.1mA.

## 8.2.5.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown in below table and figure.

#### Table of Single-Ended Output Slew Rate Definition

Description	Meas	ured	Defined by			
Description	from	to	Defined by			
Single-ended output slew rate for rising edge	VOL(AC)	VOH(AC)	[VOH(AC) - VOL(AC)] / DeltaTRse			
Single-ended output slew rate for falling edge	VOH(AC)	VOL(AC)	[VOH(AC) - VOL(AC)] / DeltaTFse			
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.						






Figure of Single Ended Output Slew Rate Definiton

# Table of Output Slew Rate (Single-Ended)

Symbol	Deremeter	LPDDR2-	Unito	
Symbol	Parameter	Min	Max	Units
SRQse	Single-ended Output Slew Rate (RON = $40\Omega \pm 30\%$ )	1.5	3.5	V/nS
SRQse	Single-ended Output Slew Rate (RON = $60\Omega \pm 30\%$ )	1.0	2.5	V/nS
	Output slew-rate matching Ratio (Pull-up to Pull-down)	0.7	1.4	

# **Description:**

Q: Query Output (like in DQ, which stands for Data-in, Query-Output) se: Single-ended Signals

#### Notes:

1. Measured with output reference load.

2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pulldown drivers due to process variation.

- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic high and 1/2 of DQ signals per data byte driving logic low.

SR: Slew Rate



#### 8.2.5.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in below table and figure.

Description	Meas	sured	Defined by			
Description	from to Defined by		Defined by			
Differential output slew rate for rising edge	VOLdiff(AC)	VOHdiff(AC)	[VOHdiff(AC) - VOLdiff(AC)] / DeltaTRdiff			
Differential output slew rate for falling edge	VOHdiff(AC)	VOLdiff(AC)	[VOHdiff(AC) - VOLdiff(AC)] / DeltaTFdiff			
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.						

## Table of Differential Output Slew Rate Definition




Figure of Differential Output Slew Rate Definition

#### Table of Differential Output Slew Rate

Symbol	Perometer	LPDDR2-	Unito		
Symbol	Parameter	Min	Max	Units	
SRQdiff	Differential Output Slew Rate (RON = $40\Omega \pm 30\%$ )	3.0	7.0	V/nS	
SRQdiff	Differential Output Slew Rate (RON = $60\Omega \pm 30\%$ )	2.0	5.0	V/nS	

#### **Description:**

SR: Slew Rate

**Q:** Query Output (like in DQ, which stands for Data-in, Query-Output) **diff:** differential Signals

#### Notes:

- 1. Measured with output reference load.
- 2. The output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC).
- 3. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



## 8.2.5.5 Overshoot and Undershoot Specifications

Table of AC Overshoot/Undershoot Specification

Parameter		LPDDR2							Unit
Farameter		1066 933 800 667	667	533	400	333	Unit		
Maximum peak amplitude allowed for overshoot area. (See figure below)	Max				0.35				V
Maximum peak amplitude allowed for undershoot area. (See figure below)	Max		0.35				V		
Maximum area above VDD. (See figure below)	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V-nS
Maximum area below VSS. (See figure below)	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V-nS
(CA0-9, CS_n, CKE, CK_t, CK_c, DQ, DQS_t, DQS_c, DM)									


Notes:

1. For CA0-9, CK\_t, CK\_c, CS\_n, and CKE, VDD stands for VDDCA. For DQ, DM, DQS\_t, and DQS\_c, VDD stands for VDDQ.

2. For CA0-9, CK\_t, CK\_c, CS\_n, and CKE, VSS stands for VSSCA. For DQ, DM, DQS\_t, and DQS\_c, VSS stands for VSSQ.

3. Maximum peak amplitude values are referenced from actual VDD and VSS values.

4. Maximum area values are referenced from maximum operating VDD and VSS values.



## Figure of Overshoot and Undershoot Definition

#### Notes:

- 1. For CA0-9, CK\_t, CK\_c, CS\_n, and CKE, VDD stands for VDDCA. For DQ, DM, DQS\_t, and DQS\_c, VDD stands for VDDQ.
- 2. For CA0-9, CK\_t, CK\_c, CS\_n, and CKE, VSS stands for VSSCA. For DQ, DM, DQS\_t, and DQS\_c, VSS stands for VSSQ.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values.



## 8.2.6 Output buffer Characteristics

#### 8.2.6.1 HSUL\_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure of HSUL\_12 Driver Output Reference Load for Timing and Slew Rate

#### Note:

All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

#### 8.2.6.2 RONPU and RONPD Resistor Definition

$$RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$$

Note: This is under the condition that  $RON_{PD}$  is turned off

$$RONPD = \frac{Vout}{ABS(Iout)}$$

Note: This is under the condition that  $\mathsf{RON}_{\mathsf{PU}}$  is turned off




Figure of Output Driver Definition of Voltages and Currents



# 8.2.6.3 RONPU and RONPD Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 2400.

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	Note
34.3Ω	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1, 2, 3, 4
54.512	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1, 2, 3, 4
40.0Ω	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1, 2, 3, 4
40.002	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1, 2, 3, 4
48.0Ω	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1, 2, 3, 4
46.002	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1, 2, 3, 4
60.0Ω	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1, 2, 3, 4
60.002	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1, 2, 3, 4
80.0Ω	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1, 2, 3, 4
80.002	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1, 2, 3, 4
120.00	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1, 2, 3, 4
120.0Ω	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1, 2, 3, 4
Mismatch between pull-up and pull-down	MM <sub>PUPD</sub>		-15.00		+15.00	%	1, 2, 3, 4, 5

#### Table of Output Driver DC Electrical Characteristics with ZQ Calibration

Notes:

1. Across entire operating temperature range, after calibration.

2. RZQ = 240Ω.

3. The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

4. Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.

5. Mesaurement definition for mismatch between pull-up and pull-down: MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0.

## 8.2.6.4 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the tables shown below.

Table of Output Driver Sensitivity Definition

Resistor	Vout	Min	Мах	Unit	Notes
RON <sub>PD</sub>	0.5 x VDDQ	85 – (dR ONdT × ΔΤ  ) – (dRON d V ×  ΔV  )	115 + (dRONdT ×  ΔΤ  )+(dRONdV ×  ΔV )	%	1.2
RON <sub>PU</sub>		$85 - (dR ONdT *  \Delta T ) - (dR ON d V *  \Delta V )$		70	1, 2

Notes:

1.  $\Delta T = T - T$  (@calibration),  $\Delta V = V - V$ (@ calibration).

2. dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

	······································							
Symbol	Parameter	Min	Max	Unit	Note			
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / °C				
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV				

#### Table of Output Driver Temperature and Voltage Sensitivity



## 8.2.6.5 RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

RONNOM	Resistor	Vout	Min	Nom	Max	Unit	Note
34.3Ω	RON34PD	0.5 x Vddq	24	34.3	44.6	Ω	1
54.512	RON34PU	0.5 x Vddq	24	34.3	44.6	Ω	1
40.00	RON40PD	0.5 x Vddq	28	40	52	Ω	1
40.0Ω	RON40PU	0.5 x Vddq	28	40	52	Ω	1
48.0Ω	RON48PD	0.5 x Vddq	33.6	48	62.4	Ω	1
40.002	RON48PU	0.5 x Vddq	33.6	48	62.4	Ω	1
60.00	RON60PD	0.5 x Vddq	42	60	78	Ω	1
60.0Ω	RON60PU	0.5 x Vddq	42	60	78	Ω	1
80.0Ω	RON80PD	0.5 x Vddq	56	80	104	Ω	1
00.002	RON80PU	0.5 x Vddq	56	80	104	Ω	1
120.00	RON120PD	0.5 x Vddq	84	120	156	Ω	1
120.0Ω	RON120PU	0.5 x Vddq	84	120	156	Ω	1

## Table of Output Driver DC Electrical Characteristics without ZQ Calibration

Note: Across entire operating temperature range, without calibration.

#### 8.2.6.6 RZQ I-V Curve

Table of RZQ I-V Curve

				RON = 24	40Ω (RZQ)				
		Pull-	Down			Pu	ll-Up		
		Current [mA]	/ RON [Ohms]			Current [mA]	/ RON [Ohms	]	
Voltage[V]		alue after leset	With Calibra	tion		alue after Reset	With Calibration		
	Min	Max	Min	Max	Min	Мах	Min	Max	
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	







Figure of RON = 240 Ohms IV Curve after ZQReset







# 8.2.6.7 Input/Output Capacitance

Table of Input/Ou	utput Capaci	tance			
Parameter	Symbol	Min	Max	Units	Note
Package Input capacitance, CK_t and CK_c	Сркдск	1	3	pF	1, 2
Package Input capacitance delta, CK_t and CK_c	Cdpkgck	0	0.2	pF	1, 2, 3
Package Input capacitance, all other input-only pins	Срксі	1	3	pF	1, 2, 4
Package Input capacitance delta, all other input-only pins	Cdpkgi	-0.5	0.5	pF	1, 2, 5
Package Input/output capacitance, DQ, DM, DQS_t, DQS_c	Cpkgio	1.25	3.5	pF	1, 2, 7
Package Input/output capacitance delta, DQS_t, DQS_c	CDPKGDQS	0	0.25	pF	1, 2, 6
Package Input/output capacitance delta, DQ, DM	Cdpkgio	-0.5	0.5	pF	1, 2, 7
Package Input/output capacitance, ZQ Pin	Cpkgzq	0	3.5	pF	1, 2

# **\_** . . . . .

(TOPER; VDDQ = 1.14- 1.3V; VDDCA = 1.14-1.3V; VDD1 = 1.7-1.95V, LPDDR2-S4 VDD2 = 1.14-1.3V). Notes:

1. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.

- 2. This parameter applies to package only (does not include die capacitance). This value is vendor specific.
- 3. Absolute value of CPKGCK\_t CPKGCK\_c.
- 4. CPKGI applies to CS\_n, CKE, CA0-CA9
- 5. CDPKGI = CPKGI 0.5 \* (CPKGDQS t + CPKGDQS c).
- 6. Absolute value of CPKGDQS\_t and CPKGDQS\_c.
- 7. CDPKGIO = CPKGIO 0.5 \* (CPKGDQS\_t + CPKGDQS\_c) in byte lane.
- 8. Maximum external load capacitance on ZQ pin, including packaging, board, pin, resistor, and other LPDDR2 devices: 5 pF.



# 8.3 IDD Specification Parameters and Test Conditions

# 8.3.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW:  $VIN \leq VIL(DC)$  MAX HIGH:  $VIN \geq VIH(DC)$  MIN STABLE: Inputs are stable at a HIGH or LOW level SWITCHING: See tables below.

#### 8.3.1.1 Definition of Switching for CA Input Signals

			S	witching for C	A			
	CK_t (RISING) /	CK_t (FALLING) /						
	Ck_C (FALLING)	Ck_C (RISING)	Ck_C (FALLING)	Ck_C (RISING)	Ck_C (FALLING)	Ck_C (RISING)	Ck_C (FALLING)	Ck_C (RISING)
Cycle	1	N	N+1		N·	+2	N	+3
CS_n	HIC	GH	HIGH		HI	GH	HI	GH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH LOW		LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

Notes:

1. CS\_n must always be driven HIGH.

2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

3. The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.



#### 8.3.1.2 Definition of Switching for IDD4R

Clock	CKE	CS_n	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	Ν	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	Ν	Read_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	нннннн	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	НННННН	Н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.

#### 8.3.1.3 Definition of Switching for IDD4W

Clock	CKE	CS_n	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	Ν	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	Ν	Write_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	НННННН	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	НННННН	Н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2. Data masking (DM) must always be driven LOW.

3. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.



# 8.3.2 IDD Specifications

# 8.3.2.1 LPDDR2 IDD Specification Parameters and Operating Conditions, 85°C (x16, x32)

Parameter/Condition	Symbol	Power Supply	400 MHz	533 MHz	Unit	Notes
Operating one bank active-precharge current:	IDD01	VDD1	5	5	mA	1
tCK = tCK(avg)min; tRC = tRCmin;	IDD0 <sub>2</sub>	VDD2	25	25	mA	1
CKE is HIGH;						
CS_n is HIGH between valid commands;		VDDCA				4.0
CA bus inputs are SWITCHING;	IDD0 <sub>IN</sub>	VDDQ	5.5	5.5	mA	1, 2
Data bus inputs are STABLE						
Idle power-down standby current:	IDD2P <sub>1</sub>	VDD1	300	300	μA	1
tCK = tCK(avg)min;	IDD2P <sub>2</sub>	VDD2	400	400	μA	1
CKE is LOW; CS_n is HIGH;						
All banks/RBs idle;		VDDCA	25	25		4.0
CA bus inputs are SWITCHING;	IDD2P <sub>IN</sub>	VDDQ	35	35	μA	1, 2
Data bus inputs are STABLE						
Idle power-down standby current with clock stop:	IDD2PS <sub>1</sub>	VDD1	300	300	μA	1
CK_t =LOW, CK_c =HIGH;	IDD2PS <sub>2</sub>	VDD2	400	400	μA	1
CKE is LOW; CS_n is HIGH;						
All banks/RBs idle;		VDDCA	25	25		4.0
CA bus inputs are STABLE;	IDD2PS <sub>IN</sub>	VDDQ	35	35	μA	1, 2
Data bus inputs are STABLE						
Idle non power-down standby current:	IDD2N <sub>1</sub>	VDD1	0.3	0.3	mA	1
tCK = tCK(avg)min;	IDD2N <sub>2</sub>	VDD2	13	15	mA	1
CKE is HIGH; CS_n is HIGH;			-	-		
All banks/RBs idle;		VDDCA	_	_		
CA bus inputs are SWITCHING;	IDD2N <sub>IN</sub>	VDDQ	5	5	mA	1, 2
Data bus inputs are STABLE						
Idle non power-down standby current with clock stop:	IDD2NS <sub>1</sub>	VDD1	0.3	0.3	mA	1
CK_t =LOW, CK_c =HIGH;	IDD2NS <sub>2</sub>	VDD2	12	14	mA	1
CKE is HIGH; CS_n is HIGH;						
All banks/RBs idle;		VDDCA	_	_	_	
CA bus inputs are STABLE;	IDD2NS <sub>IN</sub>	VDDQ	5	5	mA	1, 2
Data bus inputs are STABLE						
Active power-down standby current:	IDD3P <sub>1</sub>	VDD1	600	600	μA	1
tCK = tCK(avg)min;	IDD3P <sub>2</sub>	VDD2	700	700	μA	1
CKE is LOW; CS_n is HIGH;	- 2				F.	
One bank/RB active;	12242	VDDCA				
CA bus inputs are SWITCHING;		VDDQ	35	35	μA	1, 2
Data bus inputs are STABLE						
Active power-down standby current with clock stop:	IDD3PS <sub>1</sub>	VDD1	600	600	μA	1
CK_t=LOW, CK_c=HIGH;	IDD3PS <sub>2</sub>	VDD2	700	700	μA	1
CKE is LOW; CS_n is HIGH;					h	
One bank/RB active;		VDDCA				
CA bus inputs are STABLE;		VDDQ	35	35	μA	1, 2
Data bus inputs are STABLE						
Active non power-down standby current:	IDD3N <sub>1</sub>	VDD1	0.6	0.6	mA	1
tCK = tCK(avg)min;	IDD3N <sub>2</sub>	VDD2	16	18	mA	1
CKE is HIGH; CS_n is HIGH;						· ·
One bank/RB active;		VDDCA				
CA bus inputs are SWITCHING;	IDD3N <sub>IN</sub>	VDDQ	5	5	mA	1, 2
Data bus inputs are STABLE						
Active non power-down standby current with clock stop:	IDD3NS <sub>1</sub>	VDD1	0.6	0.6	mA	1
CK_t=LOW, CK_c=HIGH;	IDD3NS <sub>2</sub>	VDD2	13	14	mA	1
CKE is HIGH; CS_n is HIGH;	10001102	V DD2	15	14		
One bank/RB active;		VDDCA				
		VDDCA	F	5	m۸	1 1 2
CA bus inputs are STABLE;	IDD3NS <sub>IN</sub>	VDDQ	5	5	mA	1, 2

Parameter/Condition	Symbol	Power Supply	400 MHz	533 MHz	Unit	Notes
Operating burst read current:	IDD4R <sub>1</sub>	VDD1	1.3	1.3	mA	1
tCK = tCK(avg)min;	IDD4R <sub>2</sub>	VDD2	165	170	mA	1
CS_n is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R <sub>IN</sub>	VDDCA	4.5	4.5	mA	1
Operating burst write current:	IDD4W <sub>1</sub>	VDD1	1.3	1.3	mA	1
tCK = tCK(avg)min;	IDD4W <sub>2</sub>	VDD2	175	195	mA	1
CS_n is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W <sub>IN</sub>	VDDCA VDDQ	19.1	19.1	mA	1, 2
All Bank Refresh Burst current:	IDD51	VDD1	15	15	mA	1
tCK = tCK(avg)min;	IDD5 <sub>2</sub>	VDD2	45	55	mA	1
CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 <sub>IN</sub>	VDDCA VDDQ	5	5	mA	1, 2
All Bank Refresh Average current:	IDD5AB <sub>1</sub>	VDD1	1	1	mA	1
tCK = tCK(avg)min;	IDD5AB <sub>2</sub>	VDD2	13	14	mA	1
CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB <sub>IN</sub>	VDDCA VDDQ	5	5	mA	1, 2
Deep Power-Down current:	IDD8 <sub>1</sub>	VDD1	10	10	μA	1
CK_t=LOW, CK_c=HIGH;	IDD8 <sub>2</sub>	VDD2	10	10	μA	1
CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 <sub>IN</sub>	VDDCA VDDQ	35	35	μA	1, 2

Notes:

1. IDD values published are the maximum of the distribution of the arithmetic mean.

2. Measured currents are the summation of VDDQ and VDDCA.

3. IDD current specifications are tested after the device is properly initialized.

Parame	ter	Symbol	Power Supply	400 MHz	533 MHz	Condition	Unit
		IDD61	VDD1	550	550		
	Full Array	IDD62	VDD2	650	650		μA
		IDD6 <sub>IN</sub>	VDDCA VDDQ	35	35		
		IDD61	VDD1	500	500	Self refresh current	
IDD6 Partial Array Self-Refresh	1/2 Array	IDD62	VDD2	550	550	CK_t=LOW, CK_c=HIGH; CKE is LOW;	μA
Current		IDD6 <sub>IN</sub>	VDDCA VDDQ	35	35	CA bus inputs are STABLE; Data bus inputs are STABLE;	
		IDD61	VDD1	450	450		
1/4	1/4 Array	IDD62	VDD2	500	500		μA
		IDD6 <sub>IN</sub>	VDDCA VDDQ	35	35		

# 8.3.2.2 IDD6 Partial Array Self-Refresh Current, 85°C (x16, x32)

Notes:

1. LPDDR2-S4 SDRAM uses the same PASR scheme & IDD6 current value categorization as LPDDR (JESD209).

2. IDD values published are the maximum of the distribution of the arithmetic mean.

3. Condition: temperature 85°C, self refresh window is 64 mS.

# 8.4 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

## 8.4.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left[\sum_{j=1}^{N} tCK_{j}\right] / N$$
  
where  $N = 200$ 

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to ± 1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

## 8.4.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.



## 8.4.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left[\sum_{j=1}^{N} tCH_{j}\right] / (N \times tCK(avg))$$
  
where  $N = 200$ 

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left[\sum_{j=1}^{N} tCL_{j}\right] / (N \times tCK(avg))$$
  
where  $N = 200$ 

#### 8.4.4 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $t_{JIT(per)} = Min/max of \{t_{CKi} - t_{CK(avg)} where i = 1 to 200\}.$ 

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per), allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

#### 8.4.5 Definition for tJIT(cc)

 $\ensuremath{\mathsf{tJIT}(\mathsf{cc})}$  is defined as the absolute difference in clock period between two consecutive clock cycles.

 $tJIT(cc) = Max of |\{tCKi +1 - tCKi\}|.$ 

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

## 8.4.6 Definition for tERR(nper)

tERR(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

tERR(nper), act is the actual clock jitter over n cycles for a given system.

tERR(nper), allowed is the specified allowed clock period jitter over n cycles.

tERR(nper) is not subject to production test.

$$tERR(nper) = \left[\sum_{j=i}^{i+n-1} tCK_j\right] - n \times tCK(avg)$$

tERR(nper), min can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

tERR(nper),max can be calculated by the formula shown below:

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value.



# 8.4.7 Definition for Duty Cycle Jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

 $tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$ 

 $tJIT(duty),max = MAX((tCH(abs),max - tCH(avg),max),(tCL(abs),max - tCL(avg),max)) \times tCK(avg)$ 

## 8.4.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

#### Table of Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	tCK(abs)	tCK(avg),min + tJIT(per),min	pS
Absolute Clock HIGH Pulse Width	tCH(abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	tCL(abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

Notes:

1. tCK(avg),min is expressed is pS for this table.

2. tJIT(duty),min is a negative value.

# 8.5 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in section 8.7.1 "LPDDR2 AC Timing" table and how to determine cycle time de-rating and clock cycle de-rating.

# 8.5.1 Clock Period Jitter Effects on Core Timing Parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

# 8.5.1.1 Cycle Time De-rating for Core Timing Parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in nS) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX \left\{ \left( \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.



# 8.5.1.2 Clock Cycle De-rating for Core Timing Parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

 $ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)}\right\} - tnPARAM$ 

A clock cycle de-rating analysis should be conducted for each core timing parameter.

# 8.5.2 Clock Jitter Effects on Command/Address Timing Parameters

#### (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, CS, CA0 - CA9) transition edge to its respective clock signal (CK\_t/CK\_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT(per)}$ , as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

## 8.5.3 Clock Jitter Effects on Read Timing Parameters

#### 8.5.3.1 trpre

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 pS, tJIT(per),act,min = -172 pS and tJIT(per),act,max = + 193 pS, then

tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500 = .8628 tCK(avg)

## 8.5.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e.  $t_{J|T(per)}$ .

## 8.5.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @ LPDDR2 device pin =

 $\min \{ (tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) \}$ This minimum data-valid window shall be met at the target frequency regardless of clock jitter.





#### 8.5.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

#### 8.5.4 Clock Jitter Effects on Write Timing Parameters

#### 8.5.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition edge to its respective data strobe signal (DQSn\_t, DQSn\_c: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT(per)}$ , as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

#### 8.5.4.2 tdss, tdsh

These parameters are measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to its respective clock signal (CK\_t/CK\_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT(per)}$ , as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

#### 8.5.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to the subsequent clock signal (CK\_t/CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 pS, tJIT(per),act,min = -172 pS and tJIT(per),act,max = + 193 pS, then

tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg) and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)



# 8.6 Refresh Requirements

## 8.6.1 Refresh Requirement Parameters

Parameter		Symbol	512Mb	Unit
Number of Banks		4		
Refresh Window TCASE ≤ 85°C		tREFW	32	mS
Required number of REFRESH commands (min)		R	4,096	
Average time between REFRESH commands (for reference only) TcAse ≤ 85°C	REFab	tREFI	7.8	μS
Refresh Cycle time		tRFCab	90	nS
Burst Refresh Window = 4 x 8 x tRFCab		trefbw	2.88	μS



# 8.7 AC Timings

**8.7.1** LPDDR2 AC Timing (Note 6 apply to the entire table)

Parameter	Symbol	min /	min			I	Data Rate	9			Unit
Faranieter	Symbol	max	tCK	1066	933	800	667	533	400	333	Unit
Max. Frequency*4		~		533	466	400	333	266	200	166	MHz
			Cloc	<pre>c Timing</pre>							
Average Clock Period	tCK(ovg)	MIN		1.875	2.15	2.5	3	3.75	5	6	nS
Average Clock Fellou	tCK(avg)	MAX					100				113
Average high pulse width	tCl I(a)(a)	MIN		0.45							
Average high pulse width	tCH(avg)	MAX					0.55				tCK(av
Average low pulse width	tCL (ava)	MIN		0.45							tCK/a
Average low pulse width	tCL(avg)	MAX					0.55				tCK(av
Absolute Clock Period	tCK(abs)	MIN				tCK(avg	)min + tJIT	(per)min			pS
Absolute clock HIGH pulse width	tCH(abs),	MIN					0.43				tCK(o)
(with allowed jitter)	allowed	MAX					0.57				tCK(av
Absolute clock LOW pulse width	tCL(abs),	MIN					0.43				tCK(av
(with allowed jitter)	(allowed)	MAX					0.57				iCK(a
Clock Period Jitter	tJIT(per),	MIN		-90	-95	-100	-110	-120	-140	-150	pS
(with allowed jitter)	(allowed)	MAX		90	95	100	110	120	140	150	μ3
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	MAX		180	190	200	220	240	280	300	pS
Duty cycle Jitter	tJIT(duty),	MIN		MIN ((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) * tCK(avg)							
(with allowed jitter)	allowed	MAX		MAX ((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) * tCK(avg)							
	tERR(2per),	MIN		-132	-140	-147	-162	-177	-206	-221	
Cumulative error across 2 cycles	(allowed)	MAX		132	140	147	162	177	206	221	
Cumulative error across 3 cycles	tERR(3per),	MIN		-157	-166	-175	-192	-210	-245	-262	рS
Cumulative error across 5 cycles	(allowed)	MAX		157	166	175	192	210	245	262	μS
Cumulative error across 4 evelos	tERR(4per),	MIN		-175	-185	-194	-214	-233	-272	-291	20
Cumulative error across 4 cycles	(allowed)	MAX		175	185	194	214	233	272	291	pS
	tERR(5per),	MIN		-188	-199	-209	-230	-251	-293	-314	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
Cumulative error across 5 cycles	(allowed)	MAX		188	199	209	230	251	293	314	pS
Cumulative error across 6 cycles	tERR(6per),	MIN		-200	-211	-222	-244	-266	-311	-333	– pS
Cumulative error across o cycles	(allowed)	MAX		200	211	222	244	266	311	333	μ3
Cumulative error across 7 cycles	tERR(7per),	MIN		-209	-221	-232	-256	-279	-325	-348	– pS
Cumulative error across 7 cycles	(allowed)	MAX		209	221	232	256	279	325	348	μ3
Cumulative error across 8 cycles	tERR(8per),	MIN		-217	-229	-241	-266	-290	-338	-362	– pS
	(allowed)	MAX		217	229	241	266	290	338	362	μ3
Cumulative error across 9 cycles	tERR(9per),	MIN		-224	-237	-249	-274	-299	-349	-374	- pS
	(allowed)	MAX		224	237	249	274	299	349	374	po
Cumulative error across 10	tERR(10per),	MIN		-231	-244	-257	-282	-308	-359	-385	pS
cycles	(allowed)	MAX		231	244	257	282	308	359	385	- P3
Cumulative error across 11	tERR(11per),	MIN		-237	-250	-263	-289	-316	-368	-395	– pS
cycles	(allowed)	MAX		237	250	263	289	316	368	395	po
Cumulative error across 12	tERR(12per),	MIN		-242	-256	-269	-296	-323	-377	-403	~0
cycles	(allowed)	MAX		242	256	269	296	323	377	403	pS
Cumulative error across n = 13,	tERR(nper),	MIN		tERR(np	per),allowe	d,min =	(1 + 0.68	n(n)) * tJI	IT(per),allc	wed,min	~0
14 49, 50 cycles	(allowed)	MAX		tERR(n	per),allowe	d,max = (	1 + 0.68lr	רו(n)) * tJI	r(per),allov	ved,max	- pS



_		min /	min	Data Rate							
Parameter	Symbol	max	tCK	1066	933	800	667	533	400	333	Unit
	ZQ	Calibrati	on Para	meters							
Initialization Calibration Time	tZQINIT	MIN					1				μS
Full Calibration Time	tZQCL	MIN	6	360						nS	
Short Calibration Time	tZQCS	MIN	6				90				nS
Calbration Reset Time	tZQRESET	MIN	3				50				nS
		Read Pa	rameter	' <b>s</b> <sup>*11</sup>							
DQS output access time from CK_t/CK_c	tDOCOK	MIN				pS					
DQS bulput access time from CK_I/CK_C	tDQSCK	MAX		5500							μS
DQSCK Delta Short*15	tDQSCKDS	MAX		330	380	450	540	670	900	1080	pS
DQSCK Delta Medium <sup>*16</sup>	tDQSCKDM	MAX		680	780	900	1050	1350	1800	1900	pS
DQSCK Delta Long <sup>*17</sup>	tDQSCKDL	MAX		920	1050	1200	1400	1800	2400	-	pS
DQS - DQ skew	tDQSQ	MAX		200	220	240	280	340	400	500	pS
Data hold skew factor	tQHS	MAX		230	260	280	340	400	480	600	pS
DQS Output High Pulse Width	tQSH	MIN				tC⊦	l(abs) - (	0.05			tCK(avg)
DQS Output Low Pulse Width	tQSL	MIN		tCL(abs) - 0.05					tCK(avg)		
Data Half Period	tQHP	MIN		min(tQSH, tQSL)					tCK(avg)		
DQ / DQS output hold time from DQS	tQH	MIN		tQHP - tQHS					pS		
Read preamble*12,*13	tRPRE	MIN		0.9							tCK(avg)
Read postamble*12,*14	tRPST	MIN		tCL(abs) - 0.05						tCK(avg)	
DQS low-Z from clock*12	tLZ(DQS)	MIN		tDQSCK(MIN) - 300						pS	
DQ low-Z from clock*12	tLZ(DQ)	MIN		tDQSCK(MIN) - (1.4 * tQHS(MAX))						pS	
DQS high-Z from clock <sup>*12</sup>	tHZ(DQS)	MAX		tDQSCK(MAX) - 100					pS		
DQ high-Z from clock <sup>*12</sup>	tHZ(DQ)	MAX		tDQSCK(MAX) + (1.4 * tDQSQ(MAX))					pS		
		Write Pa	rameter	' <b>s</b> <sup>*11</sup>							
DQ and DM input hold time (Vref based)	tDH	MIN		210	235	270	350	430	480	600	pS
DQ and DM input setup time (Vref based)	tDS	MIN		210	235	270	350	430	480	600	pS
DQ and DM input pulse width	tDIPW	MIN		0.35					tCK(avg)		
Write command to 1st DQS latching	tDOSS	MIN					0.75				tCK(a) (7)
transition	the second								tCK(avg)		
DQS input high-level width	tDQSH	MIN		0.4						tCK(avg)	
DQS input low-level width	tDQSL	MIN		0.4						tCK(avg)	
DQS falling edge to CK setup time	tDSS	MIN		0.2						tCK(avg)	
DQS falling edge hold time from CK	tDSH	MIN		0.2						tCK(avg)	
Write postamble	tWPST	MIN		0.4					tCK(avg)		
Write preamble	tWPRE	MIN		0.35					tCK(avg)		
	(	CKE Input	Param	eters							
CKE min. pulse width (high and low pulse width)	tCKE	MIN	3	3					tCK(avg)		
CKE input setup time	tISCKE*2	MIN					0.25				tCK(avg)
CKE input hold time	tIHCKE*3	MIN					0.25				tCK(avg)



Deneral	0	min /	min								
Parameter	Symbol	max	tCK	1066	933	8 800 667 533 400 33				333	Unit
	Comman	d Addres	s Input	Parame	ters <sup>*11</sup>	<b>I</b>	<u> </u>	<b>I</b>	<u> </u>	<b>I</b>	
Address and control input setup time (Vref based)	tIS <sup>*1</sup>	MIN		220	250	290	370	460	600	740	pS
Address and control input hold time (Vref based)	tIH <sup>*1</sup>	MIN		220	250	290	370	460	600	740	pS
Address and control input pulse width	tIPW	MIN					0.40				tCK(avg)
	Boot Para	ameters (	10 MHz	- 55 MH	l <b>z)</b> <sup>*5, 7, 8</sup>						
Clock Cycle Time	tCKb	MAX MIN		100 18							nS
CKE Input Setup Time	tISCKEb	MIN					2.5				nS
CKE Input Hold Time	tIHCKEb	MIN					2.5				nS
Address & Control Input Setup Time	tISb	MIN					1150				pS
Address & Control Input Hold Time	tIHb	MIN					1150				pS
DQS Output Data Access Time from CK_t/CK_c	tDQSCKb	MIN MAX		2.0							nS
Data Strobe Edge to Ouput Data Edge tDQSQb - 1.2	tDQSQb	MAX		1.2					nS		
Data Hold Skew Factor	tQHSb	MAX		1.2				nS			
		de Regist	ter Para	meters							
MODE REGISTER Write command period tMRW MIN 5 5								tCK(avg)			
Mode Register Read command period	tMRR	MIN	2	2					tCK(avg)		
LPDDR2 SDRAM Core Parameters <sup>*9</sup>										,	
Read Latency	RL	MIN	3	8	7	6	5	4	3	3	tCK(avg)
Write Latency	WL	MIN	1	4	4	3	2	2	1	1	tCK(avg)
ACTIVE to ACTIVE command period	tRC	MIN		tRAS + tRPab (with all-bank Precharge) tRAS + tRPpb (with per-bank Precharge)						nS	
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	tCKESR	MIN	3	15					nS		
Self refresh exit to next valid command delay	tXSR	MIN	2	tRFCab + 10					nS		
Exit power down to next valid command delay	tXP	MIN	2	7.5					nS		
CAS to CAS delay	tCCD	MIN	2	2				tCK(avg)			
Internal Read to Precharge command delay	tRTP	MIN	2	7.5				nS			
RAS to CAS Delay	tRCD	Fast	3	15					nS		
Row Precharge Time (single bank)	tRPpb	Fast	3	15				nS			
Row Precharge Time (all banks)	tRPab 4-bank	Fast	3	15					nS		
Row Active Time	tRAS	MIN MAX	3	42 70					nS µS		
Write Recovery Time	tWR	MIN	3	15				nS			
Internal Write to Read Command Delay	tWTR	MIN	2	7.5 10				nS			
Active bank A to Active bank B	tRRD	MIN	2				10		L'	~	nS
Four Bank Activate Window	tFAW	MIN	8	50 60					nS		
Minimum Deep Power Down Time	tDPD	MIN		50 500			μS				





Parameter	Symbol	min / max	min tCK	Data Rate							Unit
i arameter				1066	933	800	667	533	400	333	onit
LPDDR2 Temperature De-Rating											
tDQSCK De-Rating	tDQSCK (Derated)	MAX		5620 6000							pS
	tRCD (Derated) MIN tRCD + 1.875						nS				
	tRC (Derated)	MIN			tRC + 1.875						
Core Timings Temperature De-Rating	tRAS (Derated)	MIN		tRAS + 1.875							nS
	tRP (Derated)	MIN			tRP + 1.875						
	tRRD (Derated)	MIN		tRRD + 1.875						nS	

#### Notes:

- 1. Input set-up/hold time for signal (CA[0:n], CS\_n).
- 2. CKE input setup time is measured from CKE reaching high/low voltage level to CK\_t/CK\_c crossing.
- 3. CKE input hold time is measured from CK\_t/CK\_c crossing to CKE reaching high/low voltage level.
- 4. Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5. To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 7. The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
- 8. The output skew parameters are measured with Ron default settings into the reference load.
- 9. The min tCK column applies only when tCK is greater than 6nS for LPDDR2-S4 devices.
- 10. All AC timings assume an input slew rate of 1V/nS.
- 11. Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12. For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Below "HSUL\_12 Driver Output Reference Load for Timing and Slew Rate" figure shows a method to calculate the point when device is no longer driving tHZ(DQS), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.







The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS\_t-DQS\_c.

- 13. Measured from the start driving of DQS\_t DQS\_c to the start driving the first rising strobe edge.
- 14. Measured from the from start driving the last falling strobe edge to the stop driving DQS\_t , DQS\_c.
- 15. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160nS rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.</p>
- 16. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6µS rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.</p>
- 17. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32mS rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.



# 8.7.2 CA and CS\_n Setup, Hold and Derating

For all input signals (CA and CS\_n) the total tis (setup time) and tiH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see 8.7.2.1 "CA and CS\_n Setup and Hold Base-Values for 1V/nS" table) to the  $\Delta$ tis and  $\Delta$ tiH derating value (see 8.7.2.2 "Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220" table). Example: tis (total setup time) = tIS(base) +  $\Delta$ tis.

Setup (tis) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tis) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value (see 8.7.2.4 "Nominal Slew Rate and tVAC for Setup Time tlS for CA and CS\_n with Respect to Clock" figure). If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see 8.7.2.6 "Tangent Line for Setup Time tlS for CA and CS\_n with Respect to Clock" figure).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc to VREF(dc) region', use nominal slew rate for derating value (see 8.7.2.5 "Nominal Slew Rate for Hold Time tIH for CA and CS\_n with Respect to Clock" figure). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see 8.7.2.7 "Tangent Line for Hold Time tIH for CA and CS\_n with Respect to Clock" figure).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see 8.7.2.3 "**Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition**" table).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in 8.7.2.2 "**Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220**" table, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

#### 8.7.2.1 CA and CS\_n Setup and Hold Base-Values for 1V/nS

Unit [pS]	LPDDR2-1066	LPDDR2-800	reference
tlS(base)	0	70	$V_{IH/L(ac)} = VREF(dc) \pm 220mV$
tIH(base)	90	160	$V_{IH/L(dc)} = VREF(dc) \pm 130mV$

Note: ac/dc referenced for 1V/nS CA and CS\_n slew rate and 2V/nS differential CK\_t-CK\_c slew rate.

# W979H6KB / W979H2KB



### 8.7.2.2 Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220

	ΔtIS, ΔtIH derating in [pS] AC/DC based AC220 Threshold -> VIH(ac)=VREF(dc)+220mV, VIL(ac)=VREF(dc)-220mV																
	DC130 Threshold -> VIH(dc)=VREF(dc)+130mV, VIL(dc)=VREF(dc)-130mV																
CA, CS_n CK_t,CK_c Differential Slew Rate																	
Slew Rate	4.0 \	//nS	3.0 \	3.0 V/nS		2.0 V/nS		1.8 V/nS		1.6 V/nS		1.4 V/nS		1.2 V/nS		1.0 V/nS	
V/nS	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	
2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-	
1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-	
1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-	
0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-	
0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-	
0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78	
0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65	
0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48	
0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34	


Note: Cell contents '-' are defined as not supported.

#### 8.7.2.3 Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition

Slew Rate [V/nS]	tVAC @ 220mV [pS]							
	min	max						
> 2.0	175	-						
2.0	170	-						
1.5	167	-						
1.0	163	-						
0.9	162	-						
0.8	161	-						
0.7	159	-						
0.6	155	-						
0.5	150	-						
<0.5	150	-						




### 8.7.2.4 Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS\_n with Respect to Clock






## 8.7.2.5 Nominal Slew Rate for Hold Time tIH for CA and CS\_n with Respect to Clock






## 8.7.2.6 Tangent Line for Setup Time tIS for CA and CS\_n with Respect to Clock





## 8.7.2.7 Tangent Line for Hold Time tIH for CA and CS\_n with Respect to Clock







## 8.7.3 Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see 8.7.3.1 "**Data Setup and Hold Base-Values**" table) to the  $\Delta$ tDS and  $\Delta$ tDH (see 8.7.3.2 "**Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220**" table) derating value respectively. Example: tDS (total setup time) = tDS(base) +  $\Delta$ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIL(ac)max (see 8.7.3.4 "Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe" figure). If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see 8.7.3.6 "Tangent Line for Setup Time tDS for DQ with Respect to Strobe" figure).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tDH) nominal slew rate for a falling sig5nal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc) (see 8.7.3.5 "Nominal Slew Rate for Hold time tDH for DQ with Respect to Strobe" figure). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see 8.7.3.7 "Tangent Line for Hold Time tDH for DQ with Respect to Strobe" figure).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see 8.7.3.3 "**Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition**" table).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in 8.7.3.2 "**Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220**" table, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

Unit [pS]	LPDDR2-1066	LPDDR2-800	reference			
tDS(base)	-10	50	$V_{IH/L(ac)} = VREF(dc) \pm 220mV$			
tDH(base)	80	140	$V_{IH/L(dc)} = VREF(dc) \pm 130mV$			

#### 8.7.3.1 Data Setup and Hold Base-Values

Note: ac/dc referenced for 1V/nS DQ,DM slew rate and 2V/nS differential DQS\_t-DQS\_c slew rate.



### 8.7.3.2 Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220

	ΔtDS, ΔDH derating in [pS] AC/DC based a AC220 Threshold -> VIH(ac) = VREF(dc) + 220mV, VIL(ac) = VREF(dc) - 220mV DC130 Threshold -> VIH(dc) = VREF(dc) + 130mV, VIL(dc) = VREF(dc) - 130mV															
	DQS_t, DQS_c Differential Slew Rate															
DQ, DM Slew Rate V/nS	4.0 V/nS		3.0 \	.0 V/nS 2.0		V/nS 1.8		V/nS 1.6 V/nS		1.4 V/nS		1.2 V/nS		1.0 V/nS		
	ΔtDS	∆tDH	∆tDS	ΔtDH	ΔtDS	∆tDH	ΔtDS	ΔtDH	ΔtDS	∆tDH	ΔtDS	∆tDH	∆tDS	ΔtDH	ΔtDS	ΔtDH
2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34


Note: Cell contents '-' are defined as not supported.

# 8.7.3.3 Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition

Slew Rate [V/nS]	tVAC @ 220mV [pS]							
	min	max						
> 2.0	175	-						
2.0	170	-						
1.5	167	-						
1.0	163	-						
0.9	162	-						
0.8	161	-						
0.7	159	-						
0.6	155	-						
0.5	150	-						
<0.5	150	-						




## 8.7.3.4 Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe






## 8.7.3.5 Nominal Slew Rate for Hold time tDH for DQ with Respect to Strobe






## 8.7.3.6 Tangent Line for Setup Time tDS for DQ with Respect to Strobe






## 8.7.3.7 Tangent Line for Hold Time tDH for DQ with Respect to Strobe






# 9. PACKAGE DIMENSIONS

Package Outline VFBGA 134 Ball (10x11.5 mm<sup>2</sup>, Ball pitch: 0.65mm, Ø=0.40mm)





# Package Outline WFBGA 168 Ball (12x12 mm<sup>2</sup>, Ball pitch: 0.5mm, Ø=0.33mm)





## **10. REVISION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION				
A01-001	Aug. 13, 2014	All	Initial formally datasheet				
A01-002	Jan. 19, 2015	96	Update 533MHz IDD4W <sub>2</sub> , IDD5 <sub>2</sub> and IDD5AB <sub>2</sub> current values				

## **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Winbond manufacturer:

Other Similar products are found below :

AS4C16M32MD1-5BCN MT47H128M8JN-3 IT:H TR MT47H64M8JN-25E:G TR HM514100AZ-80 IS42VM16400M-75BLI AS4C16M32MD1-5BIN AS4C64M8D1-5TCN MN41C4256A-07 IS43LR16800G-6BLI EDW4032BABG-70-F-D W97AH2KBQX2I W971GG8SB-25 W9712G6KB-25 W968D6DAGX7I W949D2DBJX5I W949D2DBJX5E MT46H64M32LFBQ-48 WT:C MT48LC16M16A2B4-6A AIT:G MT48LC2M32B2B5-6A IT:J S27KL0641DABHI020 DEMT46H128M16LFCK6ITA MT46H128M16LFDD-48 IT:C MT46H64M32LFBQ-48 IT:C W631GG6KB15I W949D6DBHX5I W94AD2KBJX5I W972GG6KB-25 TR W9751G6KB25I W9751G6KB25I TR W97AH2KBVX2I S27KL0641DABHB020 IS43LD16640C-25BLI AS4C64M16D1A-6TCN S27KL0641DABHV020 AS4C256M8D2-25BIN AS4C64M8D1-5BCN S27KS0641DPBHV020 MT52L256M32D1PF-093 WT:B TR AS4C64M16MD2-25BCN AS4C128M16MD2-25BCN AS4C8M16D1-5BCN AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL S27KS0641DPBH1023 MT53E256M32D2DS-053 WT:B W631GG6MB12I S70KS1281DPBHV020