

512K × 2 BANKS × 16 BITS SDRAM

Table of Contents-

| 1. | GENE | ERAL DESCRIPTION | 3 |
|-----|-------|--|----|
| 2. | FEAT | URES | 3 |
| 3. | ORDE | ER INFORMATION | 4 |
| 4. | BALL | CONFIGURATION | 4 |
| 5. | BALL | DESCRIPTION | 5 |
| 6. | BLOC | CK DIAGRAM | 6 |
| 7. | | CTIONAL DESCRIPTION | |
| | 7.1 | Power Up and Initialization | |
| | 7.2 | Programming Mode Register | |
| | 7.3 | Bank Activate Command | |
| | 7.4 | Read and Write Access Modes | 7 |
| | 7.5 | Burst Read Command | |
| | 7.6 | Burst Write Command | |
| | 7.7 | Read Interrupted by a Read | 8 |
| | 7.8 | Read Interrupted by a Write | |
| | 7.9 | Write Interrupted by a Write | 8 |
| | 7.10 | Write Interrupted by a Read | |
| | 7.11 | Burst Stop Command | 9 |
| | 7.12 | Addressing Sequence of Sequential Mode | 9 |
| | 7.13 | Addressing Sequence of Interleave Mode | 9 |
| | 7.14 | Auto-precharge Command | 10 |
| | 7.15 | Precharge Command | 10 |
| | 7.16 | Self Refresh Command | 10 |
| | 7.17 | Power Down Mode | 11 |
| | 7.18 | No Operation Command | 11 |
| | 7.19 | Deselect Command | 11 |
| | 7.20 | Clock Suspend Mode | 11 |
| 8. | OPEF | RATION MODE | 12 |
| 9. | ELEC | TRICAL CHARACTERISTICS | 13 |
| | 9.1 | Absolute Maximum Ratings | 13 |
| | 9.2 | Recommended DC Operating Conditions | 13 |
| | 9.3 | Capacitance | 13 |
| | 9.4 | DC Characteristics | 14 |
| | 9.5 | AC Characteristics | 15 |
| 10. | TIMIN | IG WAVEFORMS | 17 |
| | 10.1 | Command Input Timing | 17 |
| | 10.2 | Read Timing | 18 |
| | 10.3 | Control Timing of Input/Output Data | 19 |
| | 10.4 | Mode Register Set Cycle | 20 |
| 11. | OPEF | RATING TIMING EXAMPLE | 21 |

W9816G6JB

massa winbond sassa

| | 11.1 | Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) | 21 |
|-----|-------|---|--------|
| | 11.2 | Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge) | 22 |
| | 11.3 | Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) | 23 |
| | 11.4 | Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge) | 24 |
| | 11.5 | Interleaved Bank Write (Burst Length = 8) | 25 |
| | 11.6 | Interleaved Bank Write (Burst Length = 8, Auto-precharge) | |
| | 11.7 | Page Mode Read (Burst Length = 4, CAS Latency = 3) | |
| | 11.8 | Page Mode Read / Write (Burst Length = 8, CAS Latency = 3) | 28 |
| | 11.9 | Auto Precharge Read (Burst Length = 4, CAS Latency = 3) | 29 |
| | 11.10 | Auto Precharge Write (Burst Length = 4) | 30 |
| | 11.11 | Auto Refresh Cycle | 31 |
| | 11.12 | Self Refresh Cycle | 32 |
| | 11.13 | Burst Read and Single Write (Burst Length = 4, CAS Latency = 3) | 33 |
| | 11.14 | Power Down Mode | 34 |
| | 11.15 | Auto-precharge Timing (Read Cycle) | 35 |
| | 11.16 | Auto-precharge Timing (Write Cycle) | 36 |
| | 11.17 | Timing Chart of Read to Write Cycle | 37 |
| | 11.18 | Timing Chart of Write to Read Cycle | |
| | 11.19 | Timing Chart of Burst Stop Cycle (Burst Stop Command) | 38 |
| | 11.20 | Timing Chart of Burst Stop Cycle (Precharge Command) | 38 |
| | 11.21 | CKE/DQM Input Timing (Write Cycle) | |
| | 11.22 | CKE/DQM Input Timing (Read Cycle) | 40 |
| 12. | PACK | AGE SPECIFICATION | 41 |
| 13. | REVIS | SION HISTORY | 42 |



1. GENERAL DESCRIPTION

W9816G6JB is a high-speed synchronous dynamic random access memory (SDRAM), organized as 512K words \times 2 banks \times 16 bits. W9816G6JB delivers a data bandwidth of up to 200M words per second. To fully comply with the personal computer industrial standard, W9816G6JB is sorted into the following speed grades: -5, -6, -6l, -7 and -7l.

The -5 grade parts can run up to 200MHz/CL3.

The -6 and -6I grade parts can run up to 166MHz/CL3 (the -6I industrial grade parts which is quaranteed to support -40°C \leq TA \leq 85°C).

The -7 and -7I grade parts can run up to 143MHz/CL3 (the -7I industrial grade parts which is quaranteed to support -40°C \leq TA \leq 85°C).

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9816G6JB is ideal for main memory in high performance applications.

2. FEATURES

- 3.3V ± 0.3V power supply for -5/-6/-6I speed grades
 2.7V~3.6V power supply for -7/-7I speed grades
- Up to 200 MHz Clock Frequency
- 524,288 words x 2 banks x 16 bits organization
- Self Refresh current: standard and low power
- CAS Latency: 2 and 3
- Burst Length: 1, 2, 4, 8 and Full Page
- Burst Read, Single Writes Mode
- Byte Data Controlled by LDQM, UDQM
- Auto-precharge and Controlled Precharge
- 2K Refresh Cycles/32 mS
- Interface: LVTTL
- Packaged in VFBGA 60 balls pitch=0.65mm, using Lead free materials with RoHS compliant



3. ORDER INFORMATION

| PART NUMBER SPEED GRADE | | SELF REFRESH CURRENT (MAX) | OPERATING TEMPERATURE |
|-------------------------|------------|----------------------------|--------------------------|
| W9816G6JB-5 | 200MHz/CL3 | 2mA | 0°C ~ 70°C |
| W9816G6JB-6 | 166MHz/CL3 | 2mA | 0°C ~ 70°C |
| W9816G6JB-6I | 166MHz/CL3 | 2mA | -40°C ~ 85°C |
| W9816G6JB-7 | 143MHz/CL3 | 2mA | 0°C ~ 70°C |
| W9816G6JB-7I | 143MHz/CL3 | 2mA | -40°C ~ 85°C |

4. BALL CONFIGURATION

| | Тор | View | Bottom View |
|---|---------------------------|---------------------------|---------------------------------|
| | 1 2 | 6 7 | 7 6 2 1 |
| А | VSS O DQ15 | DQ0 O VDD | VDD O DQ0 DQ15 VSS A |
| В | DQ14 OVSSQ | VDDQ O DQ1 | DQ1 O VDDQ VSSQ O DQ14 B |
| С | DQ13 VDDQ | VSSQ O DQ2 | DQ2 O VSSQ VDDQ O DQ13 C |
| D | DQ12 | DQ4 O DQ3 | DQ3 |
| Е | DQ10 OVSSQ | VDDQ O DQ5 | DQ5 O VDDQ VSSQ O DQ10 E |
| F | DQ9 O VDDQ | VSSQ O DQ6 | DQ6 O VSSQ VDDQ O DQ9 F |
| G | DQ8 O NC | NC O DQ7 | DQ7 O NC NC O DQ8 G |
| Н | $NC \bigcirc \bigcirc NC$ | $NC \bigcirc \bigcirc NC$ | NC O NC NC O NC H |
| J | NC O UDQM | LDQM O WE# | WE# O LDQM UDQM O NC J |
| K | NC O CLK | RAS# O CAS# | CAS# O RAS# CLK O NC K |
| L | CKE O NC | NC O CS# | CS# O NC NC O CKE L |
| М | BA O O A9 | $NC \bigcirc \bigcirc NC$ | NC O NC A9 O BA |
| N | A8 🔾 🔾 A7 | A0 🔾 🔾 A10 | A10 |
| Р | A6 🔾 🔾 A5 | A2 () () A1 | A1 \(\) A2 A5 \(\) A6 \(\) P |
| R | VSS 🔾 🔾 A4 | A3 O VDD | VDD A3 A4 VSS R |
| | | | |




5. BALL DESCRIPTION

| Ball-Location | Ball Name | Function | Description |
|--|---------------|--------------------------|---|
| N6, P7, P6, R6, R2, P2, P1, N2, N1, M2, N7 | A0-A10 | Address | Multiplexed pins for row and column address. Row address: A0–A10. Column address: A0–A7. |
| M1 | ВА | Bank Address | Select bank to activate during row address latch time, or bank to read/write during column address latch time. |
| A6, B7, C7, D7, D6, E7, F7, G7, G1, F1, E1, D2, D1, C1, B1, A2, | DQ0-DQ15 | Data Input/ Output | Multiplexed pins for data input and output. |
| L7 | CS | Chip Select | Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues. |
| K6 | RAS | Row Address Strobe | Command input. When sampled at the rising edge of the clock, \overline{RAS} , \overline{CAS} and \overline{WE} define the operation to be executed. |
| K7 | CAS | Column Address Strobe | Referred to RAS |
| J7 | WE | Write Enable | Referred to RAS |
| J2/J6 | UDQM/ LDQM | Input/Output Mask | The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency. |
| K2 | CLK | Clock Inputs | System clock used to sample inputs on the rising edge of clock. |
| L1 | CKE | Clock Enable | CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered. |
| A7, R7 | VDD | Power | Power for input buffers and logic circuit inside DRAM. |
| A1, R1 | Vss | Ground | Ground for input buffers and logic circuit inside DRAM. |
| B6, C2, E6, F2 | VDDQ | Power for I/O buffer | Separated power from VDD, used for output buffers to improve noise immunity. |
| B2, C6, E2, F6 | Vssq | Ground for I/O buffer | Separated ground from Vss, used for output buffers to improve noise immunity. |
| G2, G6, H1, H2, H6, H7, J1, K1, L2, L6, M6, M7 | NC | No Connection | No connection. (NC pin should be connected to GND or floating) |

- 5 -



6. BLOCK DIAGRAM



-6-

Publication Release Date: Mar. 01, 2017



7. FUNCTIONAL DESCRIPTION

7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs during power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed VDD + 0.3V on any of the input pins or VDD supplies. After power up, an initial pause of 200 μS is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

7.2 Programming Mode Register

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of \overline{RAS} , \overline{CAS} , \overline{CS} and \overline{WE} at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to t_{RSC} has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank-to-Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as t_{RAS}(max.).

7.4 Read and Write Access Modes

 $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock rising edge after minimum of t_{RCD} delay. $\overline{\text{WE}}$ pin voltage level defines whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ while holding $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8 and full page) during the Mode Register Set Up cycle.

7.6 Burst Write Command

The Burst Write command is initiated by applying logic low level to $\overline{\text{CS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ while holding $\overline{\text{RAS}}$ high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS Latency from the interrupting Read Command the is satisfied.

7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.



7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having \overline{RAS} and \overline{CAS} high with \overline{CS} and \overline{WE} low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the \overline{CAS} Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored.

7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address, which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

DATA ACCESS ADDRESS BURST LENGTH Data 0 BL = 2 (disturb address is A0) Data 1 No address carry from A0 to A1 n + 1Data 2 n + 2BL = 4 (disturb addresses are A0 and A1) Data 3 n + 3No address carry from A1 to A2 Data 4 n + 4Data 5 n + 5 BL = 8 (disturb addresses are A0, A1 and A2) Data 6 n + 6 No address carry from A2 to A3 Data 7 n + 7

Table 2 Address Sequence of Sequential Mode

7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

| DATA | ACCESS ADDRESS | BURST LENGTH |
|--------|--|---------------|
| Data 0 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | BL = 2 |
| Data 1 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | |
| Data 2 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | BL = 4 |
| Data 3 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | |
| Data 4 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | BL = 8 |
| Data 5 | A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ A1 $\overline{\text{A0}}$ | |
| Data 6 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | |
| Data 7 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | \mathcal{V} |

Table 3 Address Sequence of Interleave Mode



7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the Auto-precharge function is entered. During Auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS Latency.

A Read or Write Command with Auto-precharge can not be interrupted before the entire burst operation is completed. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with Auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied. Issue of Auto-precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-precharge function is initiated. The SDRAM automatically enters the precharge operation two clock delay from the last burst write cycle. This delay is referred to as Write t_{WR} . The bank undergoing Auto-precharge can not be reactivated until t_{WR} and t_{RP} are satisfied. This is referred to as t_{DAL} , Data-in to Active delay ($t_{DAL} = t_{WR} + t_{RP}$). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy t_{RAS} (min).

7.15 Precharge Command

The Precharge Command is used to <u>precharge</u> or close a bank that <u>has</u> been activated. The Precharge Command is entered when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. The address bits, A10, and BA, are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

7.16 Self Refresh Command

The Self-Refresh Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock. All banks must be idle prior to issuing the Self-Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self-Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self-Refresh Operation to save power. The device will exit Self-Refresh operation after CKE is returned high. Any subsequent commands can be issued after txsr from the end of Self Refresh command.



7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations; therefore the device can not remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on t_{CK} . The input buffers need to be enabled with CKE held high for a period equal to $t_{CKS}(min) + t_{CK}(min)$.

7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in an idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} and \overline{WE} signals become don't cares.

7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active and a column access/burst is in progess, Clock Suspend mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one-clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one-clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.

- 11 -

Publication Release Date: Mar. 01, 2017



8. OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

TABLE 1 TRUTH TABLE (NOTE 1, 2)

| COMMAND | DEVICE STATE | CKEn-1 | CKEn | DQM | ВА | A10 | A9-A0 | cs | RAS | CAS | WE |
|-----------------------------|---------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bank Active | Idle | Н | Х | Х | V | V | V | L | L | Н | Н |
| Bank Precharge | Any | Н | Х | Х | V | L | Х | L | L | Н | L |
| Precharge All | Any | Н | Х | Х | Х | Н | Х | L | L | Н | L |
| Write | Active (3) | Н | Х | Х | V | L | V | L | Н | L | L |
| Write with Auto-precharge | Active (3) | Н | Х | Х | V | Н | V | L | Н | L | L |
| Read | Active (3) | Н | Х | Х | V | L | V | L | Н | L | Н |
| Read with Auto-precharge | Active (3) | Н | Х | Х | V | Н | V | L | Н | L | Н |
| Mode Register Set | Idle | Н | Х | Х | V | V | V | L | L | L | L |
| No-Operation | Any | Н | Х | Х | Х | Х | Х | L | Н | Н | Н |
| Burst Stop | Active (4) | Н | Х | Х | Х | Х | Х | L | Н | Н | L |
| Device Deselect | Any | Н | Х | Х | Х | Х | Х | Н | Х | Х | Χ |
| Auto-Refresh | Idle | Н | Н | Х | Х | Х | Х | L | L | L | Н |
| Self-Refresh Entry | Idle | Н | L | Х | Х | Х | Х | L | L | L | Н |
| Self-Refresh Exit | Idle (S.R) | L L | H H | X X | X X | X | X X | H L | X H | X H | X X |
| Clock Suspend Mode Entry | Active | Н | L | Х | Х | Х | Х | Х | Х | Х | Х |
| Power Down Mode Entry | Idle Active (5) | H H | L L | X | X X | X | X X | H L | X H | X H | X X |
| Clock Suspend Mode Exit | Active | L | Н | Х | Х | Х | Х | Х | Х | Х | Χ |
| Power Down Mode Exit | Any (power down) | L L | H H | X X | X X | X X | X X | H L | X H | X H | X X |
| Data Write/Output Enable | Active | Н | Х | L | Х | Х | Х | Х | Х | Х | Х |
| Data Write/Output Disable | Active | Н | Х | Н | Х | Х | Х | Х | Х | Х | Х |

Notes :(1) V = Valid, X = Don't care, L = Low Level, H = High Level

- (2) CKEn signal is input level when commands are provided. CKEn-1 signal is the input level one clock cycle before the command is issued.
- (3) These are state of bank designated by BA signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.

 When this command asserts in the burst cycle, device state is clock suspend mode.

Publication Release Date: Mar. 01, 2017



9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

| PARAMETER | SYMBOL | RATING | UNIT | NOTES |
|--|-----------|--------------------------------|------|-------|
| Voltage on any pin relative to VSS | VIN, VOUT | -0.5 ~ VDD + 0.5 (≤ 4.6V max.) | V | 1 |
| Voltage on VDD/VDDQ supply relative to VSS | VDD, VDDQ | -0.5 ~ 4.6 | V | 1 |
| Operating Temperature for -5/-6/-7 | Topr | 0 ~ 70 | °C | 1 |
| Operating Temperature for -6I/-7I | Topr | -40 ~ 85 | °C | 1 |
| Storage Temperature | Tstg | -55 ~ 150 | °C | 1 |
| Soldering Temperature (10s) | TSOLDER | 260 | °C | 1 |
| Power Dissipation | Pb | 1 | W | 1 |
| Short Circuit Output Current | lout | 50 | mA | 1 |

Note:

Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device

9.2 Recommended DC Operating Conditions

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | NOTES |
|---|------|------|------|-----------|------|-------|
| Power Supply Voltage for -5/-6/-6I | VDD | 3.0 | 3.3 | 3.6 | V | 2 |
| Power Supply Voltage for -7/-7I | VDD | 2.7 | 3.3 | 3.6 | V | 2 |
| Power Supply Voltage for -5/-6/-6I (for I/O Buffer) | VDDQ | 3.0 | 3.3 | 3.6 | V | 2 |
| Power Supply Voltage for -7/-7I (for I/O Buffer) | VDDQ | 2.7 | 3.3 | 3.6 | V | 2 |
| Input High Voltage | VIH | 2.0 | - | VDD + 0.3 | V | 2 |
| Input Low Voltage | VIL | -0.3 | - | 0.8 | V | 2 |

Note: Vih (max.) = Vdd/Vddq +1.5V for pulse width ≤ 5 nS Vil (min.) = Vss/Vssq -1.5V for pulse width ≤ 5 nS

9.3 Capacitance

 $(VDD = 3.3V \pm 0.3V, TA = 25^{\circ}C, f = 1MHz)$

| PARAMETER | SYM. | MIN. | MAX. | UNIT |
|--|------|------|------|------|
| Input Capacitance (A0 to A10, BA, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , UDQM, LDQM, CKE) | CI | - | 4 | pf |
| Input Capacitance (CLK) | | 1 | 4 | pf |
| Input/Output capacitance (DQ0 to DQ15) | CIO | - | 5.5 | pf |

Note: These parameters are periodically sampled and not 100% tested



9.4 DC Characteristics

 $(VDD = 3.3V \pm 0.3V \text{ for -5/-6/-6l}, VDD = 2.7V \text{ to } 3.6V \text{ for -7/-7l}, TA = 0 \text{ to } 70^{\circ}\text{C for -5/-6/-7}, TA = -40 \text{ to } 85^{\circ}\text{C for -6l//-7l})$

| PARAMETER | | | -5 | -6/-61 | -7/-71 | UNIT | NOTES |
|---|--------------------------------|--------------------|------|--------|--------|------|-------|
| | | | MAX. | MAX. | MAX. | UNII | NOTES |
| Operating Current tck = min., trc = min. Active precharge command cycling without burst operation | 1 Bank operation | I _{DD1} | 40 | 35 | 30 | | 3 |
| Standby Current tCK = min., \overline{CS} = VIH VIH/L = VIH (min.)/VIL (max.) | CKE = VIH | I _{DD2} | 15 | 15 | 15 | | 3 |
| Bank: Inactive state | CKE = VIL (Power Down Mode) | I _{DD2P} | 2 | 2 | 2 | | 3 |
| Standby Current CLK = VIL, \overline{CS} = VIH VIH/L=VIH (min.)/VIL (max.) | CKE = VIH | I _{DD2S} | 6 | 6 | 6 | | |
| Bank: Inactive state | CKE = VIL (Power Down Mode) | I _{DD2PS} | 2 | 2 | 2 | mA | |
| No Operating Current $t_{CK} = min., \overline{CS} = VIH(min)$ | CKE = VIH | I _{DD3} | 25 | 23 | 20 | | |
| Bank: Active state (2 Banks) | CKE = VIL (Power Down Mode) | I _{DD3P} | 6 | 6 | 6 | | |
| Burst Operating Current t _{CK} = min. Read/ Write command cycling | | I _{DD4} | 60 | 55 | 50 | | 3, 4 |
| Auto Refresh Current tck = min. Auto refresh command cycling | | I _{DD5} | 45 | 40 | 35 | | 3 |
| Self Refresh Current Self Refresh Mode CKE = 0.2V | | I _{DD6} | 2 | 2 | 2 | | |

| PARAMETER | SYM. | MIN. | MAX. | UNIT | NOTES |
|--|-------------------|------|------|------|-------|
| Input Leakage Current (0V ≤ VIN ≤ VDD, all other pins not under test = 0V) | I _{I(L)} | -5 | 5 | μΑ | |
| Output Leakage Current (Output disable , 0V ≤ VOUT ≤ VDDQ) | I _{O(L)} | -5 | 5 | μΑ | |
| LVTTL Output "H" Level Voltage (IouT = -2 mA) | Vон | 2.4 | - | V | |
| LVTTL Output "L" Level Voltage (I _{OUT} = 2 mA) | V _{OL} | - | 0.4 | V | |



9.5 AC Characteristics

 $(VDD = 3.3V \pm 0.3V \text{ for } -5/-6/-6I, VDD = 2.7V \text{ to } 3.6V \text{ for } -7/-7I, TA = 0 \text{ to } 70^{\circ}\text{C for } -5/-6/-7, TA = -40 \text{ to } 85^{\circ}\text{C for } -6I//-7I)$


| MIN. MAX. | PARAMETER | | SYM. | -5 | | -6/-6I | | -7/-71 | | LINUT | NOTES |
|--|--|-------------|------------------|------|--------|--------|--------|--------|--------|-------------|-------|
| Active to Precharge Command Period Active to Read/Write (a) to Read/Write (b) Command Delay Time | | | STIVI. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | UNII | NOTES |
| Active to Read/Write (a) to Read/Write (b) Command Delay Time teco 15 18 20 | Ref/Active to Ref/Active Command Period | | t _{RC} | 55 | | 60 | | 65 | | | |
| Active to Read/Write (a) to Read/Write (b)Command Period tcco | Active to Precharge Command Period | | tras | 40 | 100000 | 42 | 100000 | 45 | 100000 | nS | |
| Period CCC | Active to Read/Write Command Delay Time | | t _{RCD} | 15 | | 18 | | 20 | | | |
| Active(a) to Active(b) Command Period Rero 10 12 14 14 14 15 15 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15 | Read/Write(a) to Read/Write(b)Command Period | | tccd | 1 | | 1 | | 1 | | tcĸ | |
| Active(a) to Active(b) Command Period target by the Recovery Time | Precharge to Active(b) Comm | nand Period | t _{RP} | 15 | | 18 | | 18 | | nS | |
| Write Recovery Time | Active(a) to Active(b) Comma | nd Period | t _{RRD} | 10 | | 12 | | 14 | | | |
| CL* = 3 | Write Deceyory Time | CL* = 2 | | 2 | | 2 | | 2 | | tск | |
| CLK Cycle Time | white Recovery Time | CL* = 3 | lWR | 2 | | 2 | | 2 | | | |
| CL* = 3 | CLK Cycle Time | CL* = 2 | t _{CK} | 7 | 1000 | 8 | 1000 | 10 | 1000 | | |
| CLK Low Level Width | CLK Cycle Time | CL* = 3 | | 5 | 1000 | 6 | 1000 | 7 | 1000 | | |
| Access Time from CLK CL* = 2 | CLK High Level Width | | tсн | 2 | | 2 | | 2 | | | 8 |
| Section Carrest Carr | CLK Low Level Width | | tcL | 2 | | 2 | | 2 | | | 8 |
| CL* = 3 4.5 5 5 9 Output Data High Impedance Time CL* = 2 CL* = 3 thz 6 5.5 5.5 5.5 7 Output Data Low Impedance Time tbz 4.5 5 5 5 7 Output Data Low Impedance Time tbz 0 0 0 0 0 9 Power Down Mode Entry Time tbs 0 5 0 6 0 7 Data-in-Set-up Time tbs 1.5 1.5 1.5 1.5 8 Data-in Hold Time tbh 0.7 0.7 1 8 8 Address Set-up Time tas 1.5 1.5 1.5 1.5 8 Address Hold Time tah 0.7 0.7 1 8 8 CKE Set-up Time tcks 1.5 1.5 1.5 1.5 8 CKE Hold Time tcmh 0.7 0.7 1 8 Command Hold Time < | Access Time from CLK | CL* = 2 | t _{AC} | | 6 | | 5.5 | | 5.5 | | 9 |
| Output Data High Impedance Time CL* = 2 CL* = 3 thz 6 5.5 5.5 7 Output Data Low Impedance Time tLZ 0 0 0 0 9 Power Down Mode Entry Time tSB 0 5 0 6 0 7 Data-in-Set-up Time tDS 1.5 1.5 1.5 1.5 8 Data-in Hold Time tDH 0.7 0.7 1 8 8 Address Set-up Time tAB 1.5 1.5 1.5 1.5 8 CKE Set-up Time tCKS 1.5 1.5 1.5 8 CKE Hold Time tCKH 0.7 0.7 1 8 Command Set-up Time tCMH 0.7 0.7 1 8 Command Hold Time tCMH 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tREF 32 32 32 mS Mode Register Set Cycle Time tREF 2 2 2 | Access Time Ironi CLK | CL* = 3 | | | 4.5 | | 5 | | 5 | | |
| The large of the | Output Data Hold Time | | tон | 2 | | 2 | | 2 | | | 9 |
| Magerian CL* = 3 | Output Data High | CL* = 2 | tHZ | | 6 | | 5.5 | | 5.5 | | 7 |
| Power Down Mode Entry Time tsb 0 5 0 6 0 7 | Impedance Time | CL* = 3 | | | 4.5 | | 5 | | 5 | | / |
| Data-in-Set-up Time tos 1.5 1.5 1.5 8 Data-in Hold Time toh 0.7 0.7 1 8 Address Set-up Time tas 1.5 1.5 1.5 8 Address Hold Time tah 0.7 0.7 1 8 CKE Set-up Time tcks 1.5 1.5 1.5 8 CKE Hold Time tckh 0.7 0.7 1 8 Command Set-up Time tcms 1.5 1.5 1.5 8 Command Hold Time tcmh 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tref 32 32 32 mS Mode Register Set Cycle Time tresc 2 2 2 tck | Output Data Low Impedance Time | | t _{LZ} | 0 | | 0 | | 0 | | nS | 9 |
| Data-in Hold Time tDH 0.7 0.7 1 8 Address Set-up Time tAS 1.5 1.5 1.5 8 Address Hold Time tAH 0.7 0.7 1 8 CKE Set-up Time tCKS 1.5 1.5 1.5 8 CKE Hold Time tCKH 0.7 0.7 1 8 Command Set-up Time tCMS 1.5 1.5 1.5 8 Command Hold Time tCMH 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tREF 32 32 32 mS Mode Register Set Cycle Time tRSC 2 2 2 tCK | Power Down Mode Entry Time | | tsB | 0 | 5 | 0 | 6 | 0 | 7 | | |
| Address Set-up Time tas 1.5 1.5 1.5 8 Address Hold Time tah 0.7 0.7 1 8 CKE Set-up Time tcks 1.5 1.5 1.5 8 CKE Hold Time tckh 0.7 0.7 1 8 Command Set-up Time tcms 1.5 1.5 1.5 8 Command Hold Time tcmh 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tref 32 32 32 mS Mode Register Set Cycle Time tresc 2 2 2 tck | Data-in-Set-up Time | | tos | 1.5 | | 1.5 | | 1.5 | | | 8 |
| Address Hold Time tah 0.7 0.7 1 8 CKE Set-up Time tcks 1.5 1.5 1.5 8 CKE Hold Time tckh 0.7 0.7 1 8 Command Set-up Time tcms 1.5 1.5 1.5 8 Command Hold Time tcmh 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tref 32 32 32 mS Mode Register Set Cycle Time trsc 2 2 2 tck | Data-in Hold Time | | tон | 0.7 | | 0.7 | | 1 | | - - - | 8 |
| CKE Set-up Time tcks 1.5 1.5 1.5 8 CKE Hold Time tckh 0.7 0.7 1 8 Command Set-up Time tcms 1.5 1.5 1.5 8 Command Hold Time tcmh 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tref 32 32 32 mS Mode Register Set Cycle Time trsc 2 2 2 tck | Address Set-up Time | | tas | 1.5 | | 1.5 | | 1.5 | | | 8 |
| CKE Hold Time tckh 0.7 0.7 1 8 Command Set-up Time tcms 1.5 1.5 1.5 8 Command Hold Time tcmh 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) tref 32 32 32 mS Mode Register Set Cycle Time tresc 2 2 2 tck | Address Hold Time | | t _{AH} | 0.7 | | 0.7 | | 1 | | | 8 |
| Command Set-up Time t _{CMS} 1.5 1.5 1.5 8 Command Hold Time t _{CMH} 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) t _{REF} 32 32 32 mS Mode Register Set Cycle Time t _{RSC} 2 2 2 t _{CK} | CKE Set-up Time | | tcks | 1.5 | | 1.5 | | 1.5 | | | 8 |
| Command Hold Time t _{CMH} 0.7 0.7 1 8 Refresh Time (2K Refresh Cycles) t _{REF} 32 32 32 mS Mode Register Set Cycle Time t _{RSC} 2 2 2 t _{CK} | CKE Hold Time | | tскн | 0.7 | | 0.7 | | 1 | | | 8 |
| Refresh Time (2K Refresh Cycles) t _{REF} 32 32 32 mS Mode Register Set Cycle Time t _{RSC} 2 2 2 t _{CK} | Command Set-up Time | | t _{CMS} | 1.5 | | 1.5 | | 1.5 | | | 8 |
| Mode Register Set Cycle Time trsc 2 2 2 tck | Command Hold Time | | tсмн | 0.7 | | 0.7 | | 1 | | | 8 |
| | Refresh Time (2K Refresh Cycles) | | t _{REF} | | 32 | | 32 | | 32 | mS | |
| Exit self refresh to ACTIVE command txsr 70 72 75 nS | Mode Register Set Cycle Time | | trsc | 2 | | 2 | | 2 | | tcĸ | |
| | Exit self refresh to ACTIVE command | | txsr | 70 | | 72 | | 75 | | nS | |

^{*} CL = CAS Latency



Notes:

- 1. Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
- 2. All voltages are referenced to Vss.
 - $3.3V \pm 0.3V$ power supply for -5/-6/-6I speed grades.
 - 2.7V~3.6V power supply for -7/-7I speed grades.
- 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of t_{CK} and t_{RC} .
- 4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
- 5. Power up sequence please refer to "Functional Description" section described before.
- 6. AC test load diagram.




- 7. t_{HZ} defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
- 8. Assumed input rise and fall time $(t_T) = 1nS$.
 - If tr & tf is longer than 1nS, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]nS should be added to the parameter
- 9. If clock rising time (t_T) is longer than 1nS, ($t_T/2$ -0.5)nS should be added to the parameter.

- 16 - Revision: A01




10. TIMING WAVEFORMS

10.1 Command Input Timing






10.2 Read Timing






10.3 Control Timing of Input/Output Data



Publication Release Date: Mar. 01, 2017

Tables winbond seese


10.4 Mode Register Set Cycle





11. OPERATING TIMING EXAMPLE


11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)



Publication Release Date: Mar. 01, 2017




11.2 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)



Publication Release Date: Mar. 01, 2017




11.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)






11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)



- 24 -




11.5 Interleaved Bank Write (Burst Length = 8)



Publication Release Date: Mar. 01, 2017




11.6 Interleaved Bank Write (Burst Length = 8, Auto-precharge)






11.7 Page Mode Read (Burst Length = 4, CAS Latency = 3)






11.8 Page Mode Read / Write (Burst Length = 8, CAS Latency = 3)





11.9 Auto Precharge Read (Burst Length = 4, CAS Latency = 3)




- 29 -

Publication Release Date: Mar. 01, 2017




11.10 Auto Precharge Write (Burst Length = 4)



Publication Release Date: Mar. 01, 2017




11.11 Auto Refresh Cycle






11.12 Self Refresh Cycle






11.13 Burst Read and Single Write (Burst Length = 4, CAS Latency = 3)






11.14 Power Down Mode



Publication Release Date: Mar. 01, 2017




11.15 Auto-precharge Timing (Read Cycle)



Publication Release Date: Mar. 01, 2017



11.16 Auto-precharge Timing (Write Cycle)




- 36 -


Publication Release Date: Mar. 01, 2017



11.17 Timing Chart of Read to Write Cycle




11.18Timing Chart of Write to Read Cycle




Publication Release Date: Mar. 01, 2017



11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command)




11.20Timing Chart of Burst Stop Cycle (Precharge Command)



Publication Release Date: Mar. 01, 2017




11.21 CKE/DQM Input Timing (Write Cycle)






11.22 CKE/DQM Input Timing (Read Cycle)





12. PACKAGE SPECIFICATION

Package Outline VFBGA 60 Ball (6.4 x 10.1 mm², Ball pitch: 0.65mm, ∅ =0.4mm)



Publication Release Date: Mar. 01, 2017



13. REVISION HISTORY

| VERSION | DATE | PAGE | DESCRIPTION |
|---------|---------------|------|----------------------------|
| A01 | Jul. 03, 2014 | All | Initial formally datasheet |
| AUT | Mar. 01, 2017 | 42 | Remove "important notice" |

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Publication Release Date: Mar. 01, 2017 Revision: A01

- 42 -

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Winbond manufacturer:

Other Similar products are found below:

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60

AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A

IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I S27KL0641DABHB020 AS4C64M16D1A-6TCN

AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C8M16D1-5BCN

AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL

MT52L512M32D2PF-107 WT:B TR W971GG6SB-18 AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB
107E:A TR AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN AS4C32M16SB-7TINTR MT40A256M16LY-062E:F NT5AD256M16D4
HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN AS4C64M32MD1A-5BIN AS4C128M16D3LC
12BINTR MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN IS66WVH32M8DALL-166B1LI

AS4C16M16SB-6TIN AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C16M16SB-6BIN