## X D13085 DIP8／XL13085 SOP8

## General Description

The XD13085＋5．0V，$\pm 15 \mathrm{kV}$ ESD－protected，RS－485／ RS－422 transceiver features one driver and one receiver． The device includes fail－safe circuitry，guaranteeing a logic－high receiver output when receiver inputs are open or shorted．The receiver outputs a logic－high if all transmitters on a terminated bus are disabled（high impedance）．The XD13085 includes a hot－swap capability to eliminate false transitions on the bus during power－up or hot insertion．
The XD13085 features reduced slew－rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables，allowing error－free data transmission up to 500kbps．

The XD13085 is ideal for half－duplex communications and it draws 1.2 mA of supply current when unloaded or when fully loaded with the drivers disabled．The XD13085 has a 1／8－unit load receiver input imped ance，allowing up to 256 transceivers on the bus．
The XD13085 is available in an 8－pin SO and PDIP packages．

## Applications

Utility Meters
Lighting Systems
Industrial Control
Telecom
Security Systems
Instrumentation
Profibus

## Features

－＋5．0V Operation
－Extended ESD Protection for RS－485／RS－422 I／O Pins $\pm 15 k V$ Human Body Model
－True Fail－Safe Receiver While Maintaining EIA／TIA－485 Compatibility
－Hot－Swap Input Structures on DE and $\overline{R E}$
－Enhanced Slew－Rate Limiting Facilitates Error－ Free Data Transmission
－Low－Current Shutdown Mode
－Allow Up to 256 Transceivers on the Bus
－Available in Industry－Standard 8－Pin SO and PDIP Packages

## Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :---: | :---: | :---: |
| 13085 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

## Typical Operating Circuit



## XD13085 DIP8 / XL13085 SOP8

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
Supply Voltage (VCC).......................................................... +6 V
Control Input Voltage ( $\overline{\mathrm{RE}}, \mathrm{DE}$ ) ................................ -0.3 V to +6 V
Driver Input Voltage (DI) .........................................-0.3V to +6 V
Driver Output Voltage (A, B) .................................... 8 V to +13 V
Receiver Input Voltage (A, B) ..................................-8V to +13 V
Receiver Output Voltage (RO) ................. - -0.3 V to (VCC +0.3 V )
Driver Output Current................................................... $\pm 250 \mathrm{~mA}$

| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) SO (derate $5.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ......... |  |
| :---: | :---: |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature | $0^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) | $+260^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


## XD13085 DIP8 / XL13085 SOP8

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RO Output-High Voltage | VOH | $\mathrm{IO}=-1 \mathrm{~mA}$ | $\begin{gathered} \text { VCC - } \\ 0.6 \end{gathered}$ |  | V |  |
| RO Output-Low Voltage | VOL | $\mathrm{IO}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| Three-State Output Current at Receiver | IOZR | $0 \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\text {cc }}$ |  |  | $\leq 1$ | $\mu \mathrm{A}$ |
| Receiver Input Resistance | RIN | $-7 \mathrm{~V} \leq \mathrm{VCM} \leq+12 \mathrm{~V}$ | 96 |  |  | $\mathrm{k} \Omega$ |
| Receiver Output Short-Circuit Current | IOSR | $\mathrm{OV} \leq \mathrm{VRO} \leq \mathrm{VCC}$ |  |  | $\leq 110$ | mA |
| SUPPLY CURRENT |  |  |  |  |  |  |
| Supply Current | ICC | No load, $\mathrm{V}_{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{DE}=\mathrm{V} C \mathrm{C}$ |  | 1.2 | 1.8 | mA |
|  |  | No load, $\overline{\mathrm{RE}}=\mathrm{V}_{C C}, \mathrm{DE}=\mathrm{V}_{\mathrm{Cc}}$ |  | 1.2 | 1.8 |  |
|  |  | No load, $\sqrt{\text { RE }}=0 \mathrm{~V}, \mathrm{~V} D E=0 \mathrm{~V}$ |  | 1.2 | 1.8 |  |
| Supply Current in Shutdown Mode | ISHDN | $\overline{\mathrm{RE}}=\mathrm{VCC}, ~ V D E=0 V$ |  | 2.8 | 10 | $\mu \mathrm{A}$ |
| ESD PROTECTION |  |  |  |  |  |  |
| ESD Protection for A and B |  | Human Body Model |  | $\pm 15$ |  | kV |
|  |  | Contact Discharge IEC 61000-4-2, level 4 |  | $\pm 8$ |  |  |
|  |  | Air-Gap Discharge IEC 61000-4-2 |  | $\pm 15$ |  |  |

## DRIVER SWITCHING CHARACTERISTICS WITH INTERNAL SRL (500kbps)

$\left(\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{C}}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Propagation Delay | tDPLH | $C \mathrm{~L}=50 \mathrm{pF}, \mathrm{RL}=54 \Omega$, Figures 2 and 3 | 200 |  | 1000 | ns |
|  | tDPHL |  | 200 |  | 1000 |  |
| Driver Differential Output Rise or Fall Time | tR, tF | $C L=50 p F, R L=54 \Omega$, Figures 2 and 3 | 250 |  | 900 | ns |
| Differential Driver Output Skew ItDPLH - tDPHLI | tDSKEW | $C L=50 p F, R L=54 \Omega$, Figures 2 and 3 |  |  | 140 | ns |
| Maximum Data Rate |  |  | 500 |  |  | kbps |
| Driver Enable to Output High | tDZH | Figure 4 |  |  | 2500 | ns |
| Driver Enable to Output Low | tDZL | Figure 5 |  |  | 2500 | ns |
| Driver Disable Time from Low | tDLZ | Figure 5 |  |  | 100 | ns |
| Driver Disable Time from High | tDHZ | Figure 4 |  |  | 100 | ns |
| Driver Enable from Shutdown to Output High | tDZH(SHDN) | Figure 4 |  |  | 5500 | ns |
| Driver Enable from Shutdown to Output Low | tDZL(SHDN) | Figure 5 |  |  | 5500 | ns |
| Time to Shutdown | tSHDN |  | 50 | 340 | 700 | ns |

## XD13085 DIP8 / XL13085 SOP8

## RECEIVER SWITCHING CHARACTERISTICS WITH INTERNAL SRL (500kbps)

$\left(\mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Receiver Propagation Delay | tRPLH | $C L=15 p F$, Figures 6 and 7 |  |  | 200 | ns |
|  | tRPHL |  |  |  | 200 |  |
| Receiver Output Skew ItRPLH - tRPHLI | tRSKEW | $C L=15 p F$, Figures 6 and 7 |  |  | 30 | ns |
| Maximum Data Rate |  |  | 500 |  |  | kbps |
| Receiver Enable to Output Low | tRZL | Figure 8 |  |  | 50 | ns |
| Receiver Enable to Output High | tRZH | Figure 8 |  |  | 50 | ns |
| Receiver Disable Time from Low | tRLZ | Figure 8 |  |  | 50 | ns |
| Receiver Disable Time from High | tRHZ | Figure 8 |  |  | 50 | ns |
| Receiver Enable from Shutdown to Output High | tRZH(SHDN) | Figure 8 |  |  | 5500 | ns |
| Receiver Enable from Shutdown to Output Low | trZL(SHDN) | Figure 8 |  |  | 5500 | ns |
| Time to Shutdown | tSHDN |  | 50 | 340 | 700 | ns |

Note 1: All currents into the device are positive. All currents out of the device are negative. All voltages are referred to device ground, unless otherwise noted
Note 2: $\Delta V_{O D}$ and $\Delta V_{O C}$ are the changes in $V_{O D}$ and $V_{O C}$, respectively, when the DI input changes state.
Note 3: The short-circuit output current applies to peak current just prior to foldback current limiting. The short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

## Test Circuits and Waveforms



Figure 1. Driver DC Test Load


Figure 2. Driver Timing Test Circuit

## XD13085 DIP8 / XL13085 SOP8

## Test Circuits and Waveforms (continued)



Figure 4. Driver Enable and Disable Times (tDHZ, tDZH, $t_{D Z H(S H D N)) ~}^{\text {( }}$


Figure 5. Driver Enable and Disable Times (tDZL, tDLZ, tDLZ(SHDN))

## XD13085 DIP8 / XL13085 SOP8

## Test Circuits and Waveforms (continued)



Figure 6. Receiver Propagation Delay Test Circuit


Figure 7. Receiver Propagation Delays


Figure 8. Receiver Enable and Disable Times

## XD13085 DIP8 / XL13085 SOP8

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


## XD13085 DIP8 / XL13085 SOP8

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


RECEIVER PROPAGATION DELAY


DRIVER PROPAGATION DELAY (500kbps)


## XD13085 DIP8 / XL13085 SOP8

## Pin Configuration



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | RO | Receiver Output. When $\overline{\mathrm{RE}}$ is low and if $(\mathrm{A}-\mathrm{B}) \geq-50 \mathrm{mV}$, RO is high; if $(\mathrm{A}-\mathrm{B}) \leq-200 \mathrm{mV}$, RO is low. |
| 2 | $\overline{\mathrm{RE}}$ | Receiver Output Enable. Drive $\overline{\mathrm{RE}}$ low to enable RO; RO is high impedance when $\overline{\mathrm{RE}}$ is high. Drive <br> hE high and DE low to enter low-power shutdown mode. $\overline{\mathrm{RE}}$ is a hot-swap input (see the Hot-Swap <br> Capability section for details). |
| 3 | DE | Driver Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance <br> when DE is low. Drive $\overline{\mathrm{RE}}$ high and DE low to enter low-power shutdown mode. DE is a hot-swap <br> input (see the Hot-Swap Capability section for details). |
| 4 | DI | Driver Input. With DE high, a low on DI forces noninverting output low and inverting output high. <br> Similarly, a high on DI forces noninverting output high and inverting output low. |
| 5 | GND | Ground |
| 6 | A | Noninverting Receiver Input and Noninverting Driver Output |
| 7 | B | Inverting Receiver Input and Inverting Driver Output |
| 8 | VCC | Positive Supply Vcc = +5.0V $\pm 10 \%$. Bypass Vcc to GND with a 0.1 $\mu \mathrm{F}$ capacitor. |

Function Tables

| TRANSMITTING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |
| $\overline{\mathrm{RE}}$ | DE | DI | B | A |
| X | 1 | 1 | 0 | 1 |
| $X$ | 1 | 0 | 1 | 0 |
| 0 | 0 | $X$ | High- $Z$ | High-Z |
| 1 | 0 | $X$ | Shutdown |  |


| RECEIVING |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |
| $\overline{\mathrm{RE}}$ | DE | $\mathrm{A}-\mathrm{B}$ | OUTPUTS |
| 0 | X | $\geq-50 \mathrm{mV}$ | 1 |
| 0 | $X$ | $\leq-200 \mathrm{mV}$ | 0 |
| 0 | $X$ | Open/shorted | 1 |
| 1 | 1 | $X$ | High-Z |
| 1 | 0 | $X$ | Shutdown |

## XD13085 DIP8 / XL13085 SOP8

## Detailed Description

The XD13085 high-speed transceiver for RS-485/ RS-422 communication contains one driver and one receiver. This device features fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the Fail-Safe section). The XD13085 also features a hot-swap capability allowing line insertion without erroneous data transfer (see the Hot-Swap Capability section). The XD13085 features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.
The XD13085 is a half-duplex transceiver and operates from a single +5.0 V supply. Drivers are output short-circuit current limited. Thermal-shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal-shutdown circuitry places the driver outputs into a high-impedance state.

## Fail-Safe

The XD13085 guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver input threshold between -50 mV and -200 mV . If the differential receiver input voltage $(A-B)$ is greater than or equal to $-50 \mathrm{mV}, \mathrm{RO}$ is logic-high. If $(A-B)$ is less than or equal to $-200 \mathrm{mV}, \mathrm{RO}$ is logic-low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to OV by the termination. With the receiver threshold of the XD13085, this results in a logic-high with a 50 mV minimum noise margin. Unlike previous fail-safe devices, the -50 mV to -200 mV threshold complies with the $\pm 200 \mathrm{mV}$ EIA/TIA485 standard.

## Hot-Swap Capability Hot-Swap Inputs

When circuit boards are inserted into a hot or powered backplane, differential disturbances to the data bus can lead to data errors. Upon initial circuit board insertion, the data communication processor undergoes its own power-up sequence. During this period, the processor's logic-output drivers are high impedance and are unable to drive the DE and $\overline{R E}$ inputs of these devices to a defined logic level. Leakage currents up to $\pm 10 \mu \mathrm{~A}$ from the high-impedance state of the processor's logic drivers could cause standard CMOS enable inputs of a transceiver to drift to an incorrect logic level.

Additionally, parasitic circuit board capacitance could cause coupling of VCC or GND to the enable inputs. Without the hot-swap capability, these factors could improperly enable the transceiver's driver or receiver.
When VCC rises, an internal pulldown circuit holds DE low and $\overline{R E}$ high. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

## Hot-Swap Input Circuitry

The enable inputs feature hot-swap capability. At the input there are two nMOS devices, M 1 and M 2 (Figure 9). When Vcc ramps from zero, an internal $7 \mu$ s timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a $500 \mu \mathrm{~A}$ current sink, and M1, a $100 \mu \mathrm{~A}$ current sink, pull DE to GND through a $5 \mathrm{k} \Omega$ resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After $7 \mu \mathrm{~s}$, the timer deactivates M 2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance


Figure 9. Simplified Structure of the Driver Enable Pin (DE)

## XD13085 DIP8 / XL13085 SOP8

CMOS input. Whenever VCC drops below 1V, the hotswap input is reset.
For $\overline{\mathrm{RE}}$ there is a complementary circuit employing two pMOS devices pulling $\overline{R E}$ to VCC.

土30kV ESD Protection
As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver output and receiver input of the XD13085 have extra protection against static electricity. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of $\pm 15 \mathrm{kV}$ without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the XD13085 keeps working without latchup or damage.
ESD protection can be tested in various ways. The transmitter output and receiver input of the XD13085 are characterized for protection to the following limits:

- $\pm 15 \mathrm{kV}$ using the Human Body Model
- $\pm 8 \mathrm{kV}$ using the Contact Discharge method specified in IEC 61000-4-2
- $\pm 15 \mathrm{kV}$ using the Air-Gap Discharge method specified in IEC 61000-4-2

ESD Test Conditions
ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.


Figure 10a. Human Body ESD Test Model

Human Body Model
Figure 10a shows the Human Body Model, and Figure 10b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 61000-4-2
The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The XD13085 helps you design equipment to meet IEC 61000-4-2, without the need for additional ESD-protection components.
The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 10c shows the IEC 61000-4-2 model, and Figure 10d shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.

## Machine Model

The machine model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. The objective is to emulate the stress caused when I/O pins are contacted by handling equipment during test and assembly. Of course, all pins require this protection, not just RS-485 inputs and outputs.


Figure 10b. Human Body Current Waveform

## XD13085 DIP8／XL13085 SOP8



Figure 10c．IEC 61000－4－2 ESD Test Model

## Applications Information

The standard RS－485 receiver input impedance is $12 \mathrm{k} \Omega$ （1－unit load），and the standard driver can drive up to 32 －unit loads．The XD13085 has a 1／8－unit load receiver input impedance（ $96 \mathrm{k} \Omega$ ），allowing up to 256 transceivers to be connected in parallel on one commu－ nication line．Any combination of the XD13085，as well as other RS－485 transceivers with a total of 32－unit loads or fewer，can be connected to the line．

## Reduced EMI and Reflections

The XD13085 features reduced slew－rate drivers that minimize EMI and reduce reflections caused by improp－ erly terminated cables，allowing error－free data transmis－ sion up to 500 kbps ．

Low－Power Shutdown Mode
Low－power shutdown mode is initiated by bringing both $\overline{R E}$ high and DE low．In shutdown，the devices typically draw only $2.8 \mu \mathrm{~A}$ of supply current．
$\overline{R E}$ and DE can be driven simultaneously；the devices are guaranteed not to enter shutdown if $\overline{\mathrm{RE}}$ is high and DE is low for less than 50ns．If the inputs are in this state for at least 700ns，the devices are guaranteed to enter shutdown．


Figure 10d．IEC 61000－4－2 ESD Generator Current Waveform

Enable times tzH and tZL（see the Switching Characteristics section）assume the devices were not in a low－power shutdown state．Enable times tZH（SHDN）and tZL（SHDN）assume the devices were in shutdown state． It takes drivers and receivers longer to become enabled from low－power shutdown mode（tZH（SHDN），tZL（SHDN）） than from driver／receiver－disable mode（tZH，tZL）．

## Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus conten－ tion．The first，a foldback current limit on the output stage，provides immediate protection against short cir－ cuits over the whole common－mode voltage range（see the Typical Operating Characteristics）．The second，a thermal－shutdown circuit，forces the driver outputs into a high－impedance state if the die temperature exceeds $+175^{\circ} \mathrm{C}$（typ）．

## Line Length

The RS－485／RS－422 standard covers line lengths up to 4000 ft ．For line lengths greater than 4000 ft ，it may be necessary to implement a line repeater．

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RS-422/RS-485 Interface IC category:
Click to view products by XINLUDA manufacturer:

Other Similar products are found below :
402824F 702835FB MAX488ECPA MAX3491CSDT MAX3490AEGSA+ MAX3483AEASA+ MAX3491EESDT MAX3488AEGSA+ MAX3083CSD MAX487CSA SP3071EEN-L SP3072EEN-L/TR SP3075EEN-L SP3075EEN-L/TR SP3077EEN-L SP3078EEN-L SP3078EEN-L/TR SP3082EEN-L SP3088EEN-L SP3483CN-L SP3483CN-L/TR SP3483EN-L SP3485CN-L SP3485CN-L/TR SP3485EN-
$\underline{L}$ SP3485EN-L/TR SP3490EN-L SP3494EN-L SP481EEN-L/TR SP483EN-L/TR SP490EEN-L/TR SP491EN-L/TR XR3078XID-F SP3082EEN-L/TR SP330EEY-L/TR MAX14783EATA+T MAX3098EBCEE+T MAX3045BESE+T MAX22501EATA+T MAX22502EATC+T MAX3042BCSE+T SP3077EEN-L/TR MAX487ESA+TCBX MAX1483CUA+T MAX487CUA+T CA-IS3082W CAIS3088W SP3074EEN-L/TR SP3483EN-L/TR NSI83085

