


General Description

The XD4538 is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components R_X and C_X . The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{CC} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

Connection Diagram



Truth Table

In	Outputs			
Clear	Α	в	3 Q 0	
L	Х	Х	L	Н
х	н	Х	L	Н
х	х	L	L	н
н	L	\downarrow	л	ъ
н	\uparrow	Н	л	ъ

H = HIGH Level L = LOW Level

L = LOW Level ↑ = Transition from LOW-to-HIGH


 \downarrow = Transition from HIGH-to-LOW

___ = One HIGH Level Pulse

יד = One LOW Level Pulse


X = Irrelevant

Block Diagram




 R_X and C_X are External Components V_{DD} = Pin 16 V_{SS} = Pin 8

Logic Diagram



Theory of Operation



Trigger Operation

with circuit operation following. before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_X completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and C_D are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1⁽¹⁾. At the same time the output latch is set. With transistor N1 on, the capacitor C_X rapidly discharges toward V_{SS} until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_X begins to charge through the timing resistor, R_X , toward V_{DD} . When the voltage across C_X equals V_{REF2} , comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at V_{DD})⁽²⁾.


It should be noted that in the quiescent state C_X is fully charged to $V_{DD},$ causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the XD4538 is that the output latch is set viathe input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of $C_X,\,R_X,$ or the duty cycle of the input waveform.


Retrigger Operation


The XD4538 is retriggered if a valid trigger occurs ⁽³⁾ followed by another valid trigger⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1}, but has not yet reached V_{REF2}, will cause an increase in output pulse width T. When a valid retrigger is initiated⁽⁴⁾, the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD}. The Q output will remain high until time T, after the last valid retrigger.

Reset Operation

The XD4538 may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor Q1⁽⁵⁾. When the voltage on the capacitor reaches V_{REF2}, the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification.







Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 2)

DC	DC Supply Voltage (V _{DD})	3 to 15 V _{DC}
DC	Input Voltage (V _{IN})	0 to V _{DD} V _{DC}
°C	Operating Temperature Range (T_A)	$-55^{\circ}C$ to $+125^{\circ}C$
۱W	Note 1: "Absolute Maximum Ratings" are those safety of the device cannot be guaranteed, they a	are not meant to imply that

the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Symbol			Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	5		150	
	Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	10		300	μA
		V _{DD} = 15V All Outputs Open		80		0.015	20		600	
V _{OL}	LOW Level	$V_{DD} = 5V$ $ I_O < 1 \ \mu A$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	$V_{DD} = 5V$ $ I_O < 1 \ \mu A$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
VIL	LOW Level	I _O < 1 μA								
	Input Voltage	$V_{DD}{=}5V,V_{O}{=}0.5V$ or $4.5V$		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		V_{DD} = 15V, V_O = 1.5V or 13.5V		4.0		6.75	4.0		4.0	
VIH	HIGH Level	I _O < 1 μA								
	Input Voltage	$V_{DD}{=}5V,V_{O}{=}0.5V$ or $4.5V$	3.5		3.5	2.75		3.5		
		$V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
		V_{DD} = 15V, V_{O} = 1.5V or 13.5V	11.0		11.0	8.25		11.0		
I _{OL}	LOW Level	$V_{DD} = 5V, V_O = 0.4V \qquad V_{IH} = V_{DD}$	0.64		0.51	0.88		0.36		
	Output Current	$V_{DD} = 10V, V_O = 0.5V \qquad V_{IL} = V_{SS}$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_D = 15V, V_O = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.6		-0.51	-0.88		-0.36		
	Output Current	$V_{DD} = 10V, V_O = 9.5V \qquad V_{IL} = V_{SS}$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_D = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current,	$V_{DD} = 15V$, $V_{IN} = 0V$ or $15V$		±0.02		±10 ⁻⁵	±0.05		±0.5	μA
	Pin 2 or 14									
I _{IN}	Input Current	$V_{DD} = 15V$, $V_{IN} = 0V$ or $15V$		±0.1		±10 ⁻⁵	±0.1		±1.0	μA
	Other Inputs									

DC Electrical Characteristics (Note 2)

Note 3: $I_{\mbox{OH}}$ and $I_{\mbox{OL}}$ are tested one output at a time.


AC Electrical Characteristics (Note 4)


Symbol	Parameter Conditions		nditions	Min	Тур	Max	Units
t _{TLH} , t _{THL}	Output Transition Time	Output Transition Time V _{DD} = 5V			100	200	
		$V_{DD} = 10V$		50	100	ns	
		$V_{DD} = 15V$			40	80	
t _{PLH} , t _{PHL}	Propagation Delay Time						
		A or B to Q or \overline{Q}					
		$V_{DD} = 5V$			300	600	
		$V_{DD} = 10V$			150	300	ns
		V _{DD} = 15V			100	220	
		Reset Operation—					
		C_{D} to Q or \overline{Q}					
		$V_{DD} = 5V$			250	500	
		$V_{DD} = 10V$			125	250	ns
		$V_{DD} = 15V$			95	190	
t _{WL} , t _{WH}	Minimum Input Pulse Width	$V_{DD} = 5V$			35	70	
WE, WIT	A, B, or C _D	$V_{DD} = 10V$		30	60	ns	
		$V_{DD} = 15V$			25	50	
t _{RR}	Minimum Retrigger Time	$V_{DD} = 5V$				0	
		$V_{DD} = 10V$			0	0	ns
		V _{DD} = 15V				0	
C _{IN}	Input Capacitance	Pin 2 or 14			10		_
		Other Inputs			5	7.5	pF
PWOUT	Output Pulse Width (Q or \overline{Q})	$R_{\rm X} = 100 \ \rm k\Omega$	V _{DD} = 5V	208	226	244	
		$C_{x} = 0.002 \mu\text{F}$	$V_{DD} = 10V$	211			μs
		0 _X	$V_{DD} = 15V$	216	100 220 250 500 125 250 95 190 35 70 30 60 25 50 0 0 0 0 10 7.5 3 226 244 230 235 254 3 9.60 10.37 2 9.80 10.59 0 10.00 10.80 7 0.95 1.03 9 0.97 1.05		<i>p</i>
		$R_{\rm X} = 100 \ \rm k\Omega$	$V_{DD} = 5V$	8.83			
		$C_{x} = 0.1 \mu\text{F}$	$V_{DD} = 10V$	9.02			ms
		eX en pr	$V_{DD} = 15V$	9.20			
		$R_{\chi} = 100 \text{ k}\Omega$	$V_{DD} = 5V$	0.87			
		$C_{x} = 10.0 \mu\text{F}$	$V_{DD} = 10V$	0.89			s
			$V_{DD} = 15V$	0.91			
Pulse Width Ma	tch between	R _X = 100 kΩ	$V_{DD} = 5V$				
Circuits in the Same Package		$C_{x} = 0.1 \mu F$	$V_{DD} = 10V$				%
C _X = 0.1 μF, R _X		eX en pr	$V_{DD} = 15V$				
Operating Con			· uu ·•·				
R _x	External Timing Resistance			5.0		(Note 5)	kΩ
C _X	External Timing Capacitance			0		No Limit	pF


C_X External Timing Capacitance Note 4: AC parameters are guaranteed by DC correlated testing.


Note 5: The maximum usable resistance R_X is a function of the leakage of the Capacitor C_X, leakage of the XD4538, and leakage due to board layout, surface resistance, etc.


Typical Applications

















Test Circuits and Waveforms






*C_L = 50 pF




*Includes capacitance of probes, wiring, and fixture parasitic


Test Circuits and Waveforms



$$\begin{split} R_X &= R_X' = 100 \; k\Omega \\ C_X &= C_X' = 100 \; \mu F \\ C_1 &= C_2 = 0.1 \; \mu F \end{split}$$



Duty Cycle = 50%



以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below :

 5962-8956101EA
 MC10E446FNG
 74HC195N
 74HC4516N
 74HCT182N
 HEF4021BD
 HEF4534BP
 MC144111P
 NLV74HC165ADTR2G

 5962-9172201M2A
 MC74HC597ADG
 MC100EP142MNG
 MC100EP016AMNG
 5962-9172201MFA
 MC74HC164BDR2G

 TC74HC165AP(F)
 74AHC164T14-13
 MC74LV594ADR2G
 NLV14094BDTR2G
 NLV74HC595ADTG
 MC74HC165AMNTWG

 TPIC6C595PWG4
 74VHC164MTCX
 CD74HC195M96
 CD4073BM96
 CD4053BM96
 MM74HC595MTCX
 74HCT164T14-13

 74HCT164S14-13
 74HC4094D-Q100J
 NLV14014BFELG
 NLV74HC165ADR2G
 NLV74HC589ADTR2G
 NPIC6C595D-Q100,11

 NPIC6C595PW,118
 NPIC6C596ADJ
 NPIC6C596APW-Q100J
 NPIC6C596D-Q100,11
 BU4094BCFV-E2
 74HC164D14

 74HC164T14-13
 TPIC6C596PWRG4
 STPIC6D595MTR
 STP08CP05MTR
 CD74HC123E
 74HC164D.653
 74HC165D.653

 74HCT165D.652
 74HCT164D.652

 STPIC6D595MTR
 STP08CP05MTR
 CD74HC123E
 74HC164D.653
 74HC165D.653