

Description


The 信路达71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. Typically, the unit's three I/O ports interface peripheral devices to the system bus.

Features


- Three 8-bit I/O ports
- Three programmable operation modes
- Bit manipulation command
- Microcomputer compatible
- CMOS technology
- Single +5 V ±10% power supply
- Industrial temperature range: -40 to +85 °C
- 8 MHz and 10 MHz

Pin Configurations

PLCC-44



DIP-40



Pin Identification

Symbol	Function
CS	Chip select input
GND	Ground
A ₁ , A ₀	Address inputs 1 and 0
P0 ₇ -P0 ₀	I/O port 0, bits 7-0
P1 ₇ -P1 ₀	I/O port 1, bits 7-0
P2 ₇ -P2 ₀	I/O port 2, bits 7-0
IC	Internally connected
V _{DD}	+5 V
D ₇ -D ₀	I/O data bus
RESET	Reset input
WR	Write strobe input
RD	Read strobe input
NC	No connection

Pin Functions

D₇-D₀ [Data Bus]

D₇-D₀ make up an 8-bit, three-state, bidirectional data bus. The bus is connected to the system data bus. It is used to send commands to the XD71055 and to send data to and from the XD71055.

CS [Chip Select]

The CS input is used to select the XD71055. When CS = 0, the XD71055 is selected and the states of the D₇-D₀ pins are determined by the RD and WR inputs. When CS = 1, the XD71055 is not selected and its data bus is high-impedance.

RD [Read Strobe]

The RD input is set low when data is being read from the XD71055 data bus.

WR [Write Strobe]

The WR input should be set low when data is to be written to the XD71055 data bus. The contents of the data bus are written to the XD71055 at the rising edge (low to high) of the WR signal.

A₁, A₀ [Address]

The A₁ and A₀ inputs are used in combination with the RD and WR signals to select one of the three ports or the command register. A₁ and A₀ are usually connected to the lower two bits of the system address bus (table 1).

WR [Write Strobe]

The WR input should be set low when data is to be written to the XD71055 data bus. The contents of the data bus are written to the XD71055 at the rising edge (low to high) of the WR signal.

A₁, A₀ [Address]

The A₁ and A₀ inputs are used in combination with the RD and WR signals to select one of the three ports or the command register. A₁ and A₀ are usually connected to the lower two bits of the system address bus (table 1).

Table 1. Control Signals and Operation

						XD71055
CS	RD	WR	A ₁	A ₀	Operation	Operation
0	0	1	0	0	Port 0 to data bus	Input
0	0	1	0	1	Port 1 to data bus	Input
0	0	1	1	0	Port 2 to data bus	Input
0	0	1	1	1	Use prohibited	
0	0	0	x	x		
0	1	0	0	0	Data bus to port 0	Output
0	1	0	0	1	Data bus to port 1	Output
0	1	0	1	0	Data bus to port 2	Output
0	1	0	1	1	Data bus to command register	Output
0	1	1	x	x	Data bus high impedance	
1	x	x	x	x		

RESET [Reset]

When the RESET input is high, the XD71055 is reset. The group 0 and the group 1 ports are set to mode 0 (basic I/O port mode). All port bits are cleared to zero and all ports are set for input.


P0₇-P0₀, P1₇-P1₀, P2₇-P2₀ [Ports 0, 1, 2]

Pins P0₇-P0₀, P1₇-P1₀, and P2₇-P2₀ are the port 0, 1, and 2 I/O pins, bits 7-0, respectively.

IC [Internally Connected]

Pins marked IC are used internally and must be left unconnected.

Block Diagram



Functional Description

Ports 0, 1, 2

The 信路达71055 has three 8-bit I/O ports, referred to as port 0, port 1, and port 2. These ports are divided into two groups, group 0 and group 1. The groups can be in one of three modes, mode 0, mode 1, and mode 2. Modes can be set independently for each group.

When port 0 is in mode 0, port 0 and the four upper bits of port 2 belong to group 0, and port 1 and the four lower bits of port 2 belong to group 1. When port 0 is in mode 1 or 2, port 0 and the 5 upper bits of port 2 belong to group 0 and port 1 and the three lower bits of port 2 belong to group 1.

Command Register

The host writes command words to the 信路达71055 in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the RD, WR, CS, and address signals. It also handles RESET signals and the A₀, A₁ address inputs.

Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.

Absolute Maximum Ratings

($T_A = 25^\circ\text{C}$)

Power supply voltage, V_{DD}	-0.5 to +7.0 V
Input voltage, V_I	-0.5 to $V_{DD} + 0.3$ V
Output voltage, V_O	-0.5 to $V_{DD} + 0.3$ V
Power dissipation, PD_{MAX}	500 mW
Operating temperature, T_{opt}	-40 to +85°C
Storage temperature, T_{stg}	-65 to +150°C

Comment: These devices are not meant to be operated outside the limits specified above. Exposure to stresses beyond those listed in Absolute Maximum Ratings could cause damage. Exposure to an absolute maximum rating for extended periods may affect reliability.

Capacitance

($T_A = 25^\circ\text{C}$, $V_{DD} = \text{GND} = 0$ V)


Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input capacitance	C_I	10	pF	fc = 1 MHz Unmeasured pins returned to 0 V	
I/O capacitance	C_{IO}	20	pF		

DC Characteristics

($T_A = -40$ to +85°C, $V_{DD} = 5$ V ±10%)

Parameter	Symbol	Min	Typ	Max	Units	Test Conditions
Input voltage high	V_{IH}	2.2		$V_{DD} + 0.3$	V	
Input Voltage low	V_{IL}	-0.5		0.8	V	
Output voltage high	V_{OH}	0.7 V_{DD}			V	$I_{OH} = -400$ µA
Output voltage low	V_{OL}			0.4	V	$I_{OL} = 2.5$ mA
Darlington drive current	I_{DAR}	-1.0		-4.0	mA	See test setup diagram
Input leakage current high	I_{LIH}			10	µA	$V_I = V_{DD}$
Input leakage current low	I_{LIL}			-10	µA	$V_I = 0$ V
Output leakage current high	I_{LOH}			10	µA	$V_O = V_{DD}$
Output leakage current low	I_{LOL}			-10	µA	$V_O = 0$ V
Supply current (dynamic)						
信路达71055	I_{DD1}			10	mA	Normal operation
信路达71055	I_{DD1}	5	10		mA	Normal operation
Supply current (standby)	I_{DD2}	2	50		µA	Inputs: RESET = 0.1 V, others = $V_{DD} - 0.1$ V Outputs: Open

Test Setup for I Measurement



For up to 8 lines chosen arbitrarily from ports 1 and 2


AC Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$)


Parameter	8 MHz Limits		10 MHz Limits		Unit	Test Conditions
	Min	Max	Min	Max		
Read Timing						
A ₁ , A ₀ , CS set-up to RD ↓	t _{SAR}	0	0		ns	
A ₁ , A ₀ , CS hold from RD ↑	t _{HRA}	0	0		ns	
RD pulse width	t _{RRL}	160	150		ns	
Data delay from RD ↓	t _{DRD}		120	100	ns	C _L = 150 pF
Data float from RD ↑	t _{FRD}	10	85	10	60	ns C _L = 20 pF; R _L = 2 kΩ
Read recovery time	t _{RV}	200	150		ns	
Write Timing						
A ₁ , A ₀ , CS set-up to WR ↓	t _{SAW}	0	0		ns	
A ₁ , A ₀ , CS hold from WR ↑	t _{HWA}	0	0		ns	
WR pulse width	t _{WWL}	120	100		ns	
Data set-up to WR ↑	t _{SDW}	100	100		ns	
Data hold from WR ↑	t _{HWD}	0	0		ns	
Write recovery time	t _{RV}	200	150		ns	
Other Timing						
Port set-up time to RD ↓	t _{SPR}	0	0		ns	
Port hold time from RD ↑	t _{HRP}	0	0		ns	
Port set-up time to STB ↓	t _{SPS}	0	0		ns	
Port hold time from STB ↑	t _{HSP}	150	150		ns	
Port delay time from WR ↑	t _{DWP}		350	200	ns	C _L = 150 pF
STB pulse width	t _{SSL}	350	100		ns	
DAK pulse width	t _{DADAL}	300	100		ns	
Port delay time from DAK ↓ (mode 2)	t _{DDAP}		300	150	ns	C _L = 150 pF
Port float time from DAK ↑ (mode 2)	t _{FDAP}	20	250	20	250	ns C _L = 20 pF; R _L = 2 kΩ
OBF set delay from WR ↑	t _{DWOB}		300	150	ns	C _L = 150 pF
OBF clear delay from DAK ↓	t _{DDAOB}		350	150	ns	
IBF set delay from STB ↓	t _{DSIB}		300	150	ns	
IBF clear delay from RD ↑	t _{DRIB}		300	150	ns	
INT set delay from DAK ↑	t _{DDAI}		350	150	ns	
INT clear delay from WR ↓	t _{DWI}		450	200	ns	
INT set delay from STB ↑	t _{DSI}		300	150	ns	
INT clear delay from RD ↓	t _{DRI}		400	200	ns	
RESET pulse width	t _{RESET1}	50	50		μs	During right after power-on
	t _{RESET2}	500	500		ns	During operation

Timing Waveforms


AC Test Waveform




Timing Mode 0: Input




Mode 0: Output




Recovery Time



Mode 1: Input




Mode 1: Output



Timing Waveforms (cont)

Mode 2



信路达71055 Commands

Two commands control 信路达71055 operation. The mode select command determines the operation of group 0 and group 1 ports. The bit manipulation command sets or resets the bits of port 2. These commands are executed by writing an 8-bit command word to the command register ($A_1A_0 = 11$).

Mode Select

The 信路达71055 port groups have three modes. Modes 0 and 1 can be specified for groups 0 and 1, but mode 2 can only be specified for group 0. The bits of all ports are cleared when a mode is selected or when the 信路达71055 is reset.

Mode 0.BASIC input/output port operation.

Mode 1.Strobed input/output operation controlled by three or four bits of port 2 used as control/status signals.

Mode 2. (Only available for group 0). Port 0 is the bidirectional I/O port and the higher 5 bits of port 2 are used for status and control signals.

To specify the mode, set the command word as shown in figure 1 and write it to the command register.

Bit Manipulation Command

This command (figure 2) affects only port 2. It is mainly used in mode 1 and mode 2 to control the port 2 bits which are used as control/status signals. It is also used to enable and disable 信路达71055-generated interrupts and to set and reset port 2 general input/output pins.

For example, to set bit 2 of port 2 to 1 ($P_{2_2} = 1$), set the command word as shown in figure 3 (05H) in the command register.

Operation in Each Mode

The operation mode for each group in the 信路达71055 can be set according to the application. Group 0 can be in modes 0, 1, or 2, while group 1 is in mode 0 or 1. Group 1 cannot be used in mode 2.

The \overline{RD} and \overline{WR} signals that appear in the descriptions of each mode refer to the port in question as addressed by A_1 and A_0 . These signals only affect the port addressed by A_1 and A_0 .

Where the port addressed may not be clear, 0 or 1 is appended to the signal name to indicate the port.

Mode 0

In this mode the ports of the 信路达71055 are used to perform basic I/O operations. Each port operates with a buffered input and a buffered latched output. See figure 4.

Depending on the control word sent to the 信路达71055 from the system bus, ports 0, 1, and 2 can be independently specified for input or output.

Input Port Operation

While the \overline{RD} signal is low, data from the port selected by the A_1A_0 signals is put on the data bus. See figure 5.

Output Port Operation

When the 信路达71055 is written to ($\overline{WR} = 0$), the data on the data bus will be latched in the port selected by the A_1A_0 signals at the rising edge of \overline{WR} and output to the port pins (figure 6). Following the programming of mode 0, all outputs are at a low level.

By reading a port which is set for output, the output value of the port can be obtained.

Note: When group 0 is in mode 1 or mode 2, only bits $P_{2_2}\text{-}P_{2_0}$ of port 2 can be used by group 1. Bit P_{2_3} belongs to group 0.

Mode 0 Example

This is an example of a CPU connected to an A/D converter via a 信路达71055 (figure 7). Here both group 0 and group 1 are set to mode 0 and port 2 is used to start conversion and detect the end of the conversion process.

Figure 8 is a subroutine that reads the converted data from an A/D converter.

Figure 1. Mode Select Command Word




Figure 2. Bit Manipulation Command Word




Figure 3. Bit Manipulation Command Example




Figure 4. Mode 0




Figure 5. Mode 0 Input Timing




Figure 6. Mode 0 Output Timing




Figure 7. A/D Converter Connection Example




Figure 8. A/D Converter Example

READ_A/D:	MOV OUT	AL,10011000B CTRLPORT,AL	μ PD71055 Mode Setting: ;Group 0, group 1 in mode 0 ;Port 0 & port 2 (upper) are inputs ;Port 1 & port 2 (lower) are outputs
WAIT_EOC:	MOV OUT IN TEST1 BNZ IN RET	AL,00000001B CTRLPORT,AL AL,PORT2 AL,7 WAIT_EOC AL,PORT0	;Conversion starts by setting P2 ₀ high ;End of conversion wait loop ;Conversion ends when P2 ₇ = 0 ;Read A/D converted values

Mode 1

In this mode, the control and status signals control the I/O data. In group 0, port 0 functions as the data port and the upper five bits of port 2 function as control/status. In group 1, port 1 functions as the data port and the lower three bits of port 2 function as control/status.

In mode 1, the bit manipulation command is used to write the bits of port 2.

Group 0 Mode 1

When group 0 is used in mode 1, the upper five bits of port 2 become part of group 0. Of these five bits, three are used for control/status and the remaining two can be used for I/O (using the bit manipulation command). See figure 9.

Group 1 Mode 1

When group 1 is used in mode 1, the lower three or four bits of port 2 become part of group 1. Of these four bits, three are used for control/status. The remaining bit, P2₃, can be used for I/O only if group 0 is in mode 0. Otherwise, P2₃ belongs to group 0 as a control/status bit. See figure 9 and table 4.

Mode 1 Input Operation

In mode 1, port 0 is the data port for group 0, and port 1 for group 1. The control/status bits (port 2) are used as listed below. Figure 10 shows the signal timing.

STB [Strobe]. The data input at port 0 is latched in port 0 when the STB0 input is brought low. The data input at port 1 is latched in port 1 by STB1.


IBF [Input Buffer Full F/F]. The IBF output goes high to indicate that the input buffer has become full. IBF goes high when the STB signal goes low. IBF goes low at the rising edge of the RD signal when STB = 1.

The IBF F/F is cleared when mode 1 is programmed.

INT [Interrupt Request]. INT goes high when the data is latched in the input port, when RIE is 1 and STB, IBF and RD are all high. INT goes low at the falling edge of the RD signal. It can function as a data read request interrupt signal to a CPU.


INT is cleared when mode 1 is programmed.

Figure 9. Mode 1 Input



* Note: Bit P2₃ is available in Group 1 only when Group 0 is Mode 0. For all other conditions P2₃ is part of Group 0. This diagram shows how bit P2₃ would be used if Group 1 was in Mode 1.

Figure 10. Mode 1 Input Timing



Note: If STB goes low here before IBF goes low, original contents of port latch will change.
 STB must be kept high until IBF goes low to prevent loss of data.

RIE [Read Interrupt Enable Flag]. RIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1, and disabled by resetting it to 0. This signal is internal to the 信路达71055 and is not an output. The state of RIE does not affect the function of STB0 or STB1, which are inputs to the same bits (P2₄ and P2₂) of port 2.

When input is specified in mode 1, the status of IBF, INT and RIE can be read by reading the contents of port 2.

Figure 11. Mode 1 Output





Figure 12. Mode 1 Output Timing



DAK [Data Acknowledge]. When this input is low, it signals the 信路达71055 that output port data has been taken from the 71055.

INT [Interrupt Request]. INT goes high when the output data is taken when WIE is set to 1 and \overline{WR} , \overline{OBF} and \overline{DAK} are all high. It goes low at the falling edge of the WR signal. INT therefore functions as a write request signal, indicating that new data should be sent to the 信路达71055.

WIE [Write Interrupt Enable Flag]. WIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1 and disabled by resetting it to 0. This signal is internal to the 信路达71055 and is not an output. The state of WIE does not affect the function of \overline{DAK} addressed to the same bits of port 2.

When output is specified in mode 1, the status of \overline{OBF} , INT and WIE can be obtained by reading the contents of port 2.

Table 2 shows a summary of these signals.

Table 2. Functions of Port 2 Bits in Mode 1

Group Bit	Data Input	Data Output
P2 ₀	INT1 (Interrupt request)	INT1 (Interrupt request)
P2 ₁	IBF1 (Input buffer full f/f)	$\overline{OBF1}$ (Output buffer full f/f)
P2 ₂	STB1 (Strobe input)	$\overline{DAK1}$ (Data acknowledge input)
	RIE1 (Read interrupt enable flag)	WIE1 (Write interrupt enable flag)
P2 ₃	I/O (Note)	I/O (Note)
0	P2 ₃	INT0 (Interrupt request)
P2 ₄	STB0 (Strobe input)	I/O
	RIE0 (Read interrupt enable flag)	
P2 ₅	IBF0 (Input buffer full f/f)	I/O
P2 ₆	I/O	$\overline{DAK0}$ (Data acknowledge input) WIE0 (Write interrupt enable flag)
P2 ₇	I/O	$\overline{OBF0}$ (Output buffer full f/f)

Note: Can be used with group 1 only when group 0 is set to mode 0. In other modes, P2₃ belongs to group 0.

Mode 1 Example

This example (figure 13) demonstrates connecting a printer to the 信路达71055. Group 0 is used in mode 1 output. Group 1 can operate in mode 0 or 1; in this example it is set to mode 0.

Figure 13. Connection to Printer




Figure 14. Printer Example Subroutine

```

;This subroutine sends character strings to the printer
INIT:    MOV      AL,10101000B      ;信路达71055 Mode Setting;
          ;Group 0: mode 1 output
          ;Group 1: mode 0
          OUT     CTRLPORT,AL
          RET
SENDPRN: MOV      BW,DATA        ;Output data address
PRNLOOP: MOV      AL,[BW]
          CMP      AL,0FFH        ;End if data = 0FFH
          BNZ      WAIT
          RET
WAIT:    IN       AL,PORT2        ;Wait until output buffer is empty
          TEST1   AL,7
          BZ      WAIT
          TEST1   AL,5        ;Wait until printer can accept data
          BNZ      WAIT
          MOV      AL,[BW]        ;Send data to printer
          OUT      PORT0,AL
          INC      BW
          BR       PRNLOOP

```

Mode 2

Mode 2 can only be used by group 0. In this mode, port 0 functions as a bidirectional 8-bit data port operating under the control of the upper five bits of port 2 as control/status signals. In this mode, port 0 combines the input and output operations of mode 1. See figures 15 and 16.

In mode 2, the status of the following signals can be determined by reading port 2: OBF0, IBF0, INT0, WIE0, and RIE0.

The DAK0 and STB0 signals are used to select input or output for port 0. By using these signals, bidirectional operation between the 信路达71055 and peripheral can be realized.

In mode 2, the bit manipulation command is used to write to port 2.

Control/Status Port Operation

The following control/status signals are used for output:

OBF0 [Output Buffer Full]. OBF0 goes low when data is received from the D₀-D₇ data bus and is latched in the port 0 output buffer. It therefore functions as a receive request signal to the peripheral. OBF0 goes low

at the rising edge of the WR0 signal (end of data write). It goes high when DAK0 is low (output data from port 0 received).

DAK0 [Data Acknowledge]. DAK0 is sent to the 信路达71055 in response to the OBF0 signal. It should be set low when data is received from port 0 of the 信路达71055.

WIE0 [Write Interrupt Enable Flag]. WIE0 controls the write interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of WIE does not affect the DAK function of this pin.

The following control/status signals are used for input:

STB0 [Strobe Input]. When STB0 goes low, the data being sent to the 信路达71055 is latched in port 0.

IBF0 [Input Buffer Full F/F]. When IBF0 goes high, it indicates that the input buffer is full. It functions as a signal which can be used to prohibit further data transfer. IBF0 goes high when STB0 goes low. It goes low at the rising edge of RD0 when STB0 = 1 (read complete).

Figure 15. Mode 2





Figure 16. Mode 2 Timing



Note:

WINTO and RINTO are Internal signals and are write and read interrupt request signals to the CPU, respectively.

WINTO = OBFO (+) WIEO (+) DAK0 (+) WRO
 RINTO = IBFO (+) RIEO (+) STBO (+) RDO

Also note that

INTO = WINTO (+) RINTO

RIE0 [Read Interrupt Enable Flag]. RIE0 controls the read interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of RIE0 does not affect the STB0 function of this pin.

This control/status signal is used for both input and output:

INT0 [Interrupt Request]. During input operations, INT0 functions as a read request interrupt signal. During output, it functions as a write request interrupt signal. This signal is the logical OR of the INT signal for data read (RINT0) and the INT signal for write (WINT0) in mode 1 (RINT0 OR WINT0).

In mode 2, the status of $\overline{OBF0}$, IBFO, INT0, WIE0, and RIE0 can be determined by reading port 2.

Table 3 is a summary of these signals.

Figure 17. Connecting Two CPUs




Table 3. Functions of Port 2 in Mode 2

Bit	Function
P2 ₃	INT0 (Interrupt request)
P2 ₄	STB0 (Strobe input)
	RIEO (Read interrupt enable flag)
P2 ₅	IBFO (Input buffer full f/f)
P2 ₆	DAK0 (Data acknowledge input)
	WIE0 (Write interrupt enable flag)
P2 ₇	OBFO (Output buffer full f/f)

Mode 2 Example

Figures 17, 18, and 19 show data transfer between two CPUs.

Figure 18. Main CPU Flowchart





Figure 19. Sub CPU Flowchart



Mode Combinations

Table 4 is a complete list of all the combinations of modes and groups, and the function of the port 2 bits in each mode.


Table 4. Mode Combinations and Port 2 Bit Functions

Mode	Group 0					Mode	Group 1				
	P0 ₇ -P0 ₀	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P1 ₇ -P1 ₀	P2 ₃	P2 ₂	P2 ₁	P2 ₀
0	In	D	D	D	D	NA	0	In	D	D	D
0	In	D	D	D	D	NA	0	Out	D	D	D
0	In	D	D	D	D	NA	1	In	B	<u>STB1</u> (RIE1)	IBF1 INT1
0	In	D	D	D	D	NA	1	Out	B	<u>DAK1</u> (WIE1)	<u>OBF1</u> INT1
0	Out	D	D	D	D	NA	0	In	D	D	D
0	Out	D	D	D	D	NA	0	Out	D	D	D
0	Out	D	D	D	D	NA	1	In	B	<u>STB1</u> (RIE1)	IBF1 INT1
0	Out	D	D	D	D	NA	1	Out	B	<u>DAK1</u> (WIE1)	<u>OBF1</u> INT1
1	In	B	B	IBFO	<u>STB0</u> (RIE0)	INT0	0	In	NA	D	D
1	In	B	B	IBFO	<u>STB0</u> (RIE0)	INT0	0	Out	NA	D	D
1	In	B	B	IBFO	<u>STB0</u> (RIE0)	INT0	1	In	NA	<u>STB1</u> (RIE1)	IBF1 INT1
1	In	B	B	IBFO	<u>STB0</u> (RIE0)	INT0	1	Out	NA	<u>DAK1</u> (WIE1)	<u>OBF1</u> INT1
1	Out	OBFO	<u>DAK0</u> (WIE0)	B	B	INT0	0	In	NA	D	D
1	Out	OBFO	<u>DAK0</u> (WIE0)	B	B	INT0	0	Out	NA	D	D
1	Out	OBFO	<u>DAK0</u> (WIE0)	B	B	INT0	1	In	NA	<u>STB1</u> (RIE1)	IBF1 INT1
1	Out	OBFO	<u>DAK0</u> (WIE0)	B	B	INT0	1	Out	NA	<u>DAK1</u> (WIE1)	<u>OBF1</u> INT1
2	I/O	OBFO	<u>DAK0</u> (WIE0)	IBFO	<u>STB0</u> (RIE0)	INT0	0	In	NA	D	D
2	I/O	OBFO	<u>DAK0</u> (WIE0)	IBFO	<u>STB0</u> (RIE0)	INT0	0	Out	NA	D	D
2	I/O	OBFO	<u>DAK0</u> (WIE0)	IBFO	<u>STB0</u> (RIE0)	INT0	1	In	NA	<u>STB1</u> (RIE1)	IBF1 INT1
2	I/O	OBFO	<u>DAK0</u> (WIE0)	IBFO	<u>STB0</u> (RIE0)	INT0	1	Out	NA	<u>DAK1</u> (WIE1)	<u>OBF1</u> INT1

Note:

- (1) In this chart, "NA" indicates that the bit cannot be used by this group.
- (2) The symbol "B" indicates bits that can only be rewritten by the bit manipulation command.
- (3) In this chart, "D" indicates that is used by the user.
- (4) Symbols in parentheses are internal flags. They are not output to port 2 pins and they cannot be read by the host.
- (5) In indicates Input, Out indicates Output, and I/O indicates Input/Output.


PLCC-44



**N44.65 (JEDEC MS-018AC ISSUE A)
44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE**

Symbol	Inches		Millimeters		Notes
	Min	Max	Min	Max	
A	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.685	0.695	17.40	17.65	-
D1	0.650	0.656	16.51	16.66	3
D2	0.291	0.319	7.40	8.10	4, 5
E	0.685	0.695	17.40	17.65	-
E1	0.650	0.656	16.51	16.66	3
E2	0.291	0.319	7.40	8.10	4, 5
N	44		44		6

DIP-40



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		6
eB	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	40		40		9

Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.

Dimensioning and tolerancing per ANSI Y14.5M-1982.

Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.

Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.

D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).

E and $[e_A]$ are measured with the leads constrained to be perpendicular to datum $[-C-]$.

e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.

B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).

N is the maximum number of terminal positions.

Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Interface - I/O Expanders](#) category:

Click to view products by [XINLUDA](#) manufacturer:

Other Similar products are found below :

[PCA9654EDR2G](#) [LA79200V-TLM-E](#) [LC709006V-E](#) [LC709006V-TLM-E](#) [NLVPCA9535EDTR2G](#) [MAX7329AWE+T](#) [MAX7313ATG+T](#)
[MAX7310AUET](#) [MAX7301ATL+T](#) [MAX7317ATE+T](#) [MAX7310AEE+T](#) [MAX7318AUG+T](#) [TC7SPN334L6X,LF\(S\)](#) [MAX7300ATL+T](#)
[MAX7312ATG+T](#) [MAX7317AEE+T](#) [MAX7320ATE+T](#) [MAX7321ATE+T](#) [PI4IOE5V6408ZTAEX](#) [MAX7319AEE+T](#) [MAX7324AEG+T](#)
[MAX7301AAI+T](#) [MAX7312AWG+T](#) [PCAL6416AEX1Z](#) [PI4IOE5V9554LEX](#) [MAX7322ATE+T](#) [CLCS82C55AZ](#) [PI4IOE5V9555LEX](#)
[XP8255](#) [PI4IOE5V6534Q2ZLWEX](#) [MCP23009T-E/SS](#) [MCP25055-IP](#) [MCP23S18T-E/MJ](#) [MD82C59A/B](#) [TMC424](#) [DS90C385AMT](#)
[PCA9539AHF,128](#) [PCAL9554BPWJ](#) [MCP23017T-E/ML](#) [MAX7319AEE+](#) [MAX7311AWG](#) [MAX7311ATG+T](#) [MAX7301ATL+](#)
[MAX7301AAX+](#) [MAX7300ATL+](#) [MAX7323AEE](#) [MAX7314ATG+](#) [MAX7311AUG+T](#) [MAX7306AUB+](#) [MAX7301ANI](#)