

## description


The XD74LS112 contains two independent J-K flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a valid edge and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed while applying the low level at the outputs. These versatile flip-flops can perform all toggle operations by tying J and K high.

FUNCTION TABLE (each flip-flop)


INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	$H^\dagger$	$H^\dagger$
H	H	↓	L	L	$Q_O$	$\bar{Q}_O$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	$Q_O$	$\bar{Q}_O$

The output configuration or not guaranteed to meet minimum levels for V<sub>OH</sub>. If the lows are near V<sub>IL</sub> minimum, ensure this configuration is correct; that is, it will not default when either pin or output goes to its active (high) level.



74LS112




logic symbol<sup>‡</sup>



logic diagrams (positive logic)



**74LS112****74LS112**

## schematics of inputs and outputs




$I_{IL\ MAX}$        $R_{req\ NOM}$   
 -0.4 mA      30 k $\Omega$   
 -0.8 mA      8.25 k $\Omega$

### TYPICAL OF ALL OUTPUTS



$I_{IL\ MAX}$        $R_{req\ NOM}$   
 -1.6 mA      4 k $\Omega$   
 -4 mA      1.4 k $\Omega$   
 -7 mA      900  $\Omega$

### TYPICAL OF ALL OUTPUTS



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage: 74LS112 . . . . .	7 V
74LS112 . . . . .	5.5 V
Operating free-air temperature range: 74LS112 . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

# XD74LS112 DIP-16

## recommended operating conditions

		XD74LS112			UNIT
		MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>OH</sub>	High-level output current			-0.4	mA
I <sub>OL</sub>	Low-level output current			8	mA
f <sub>clock</sub>	Clock frequency	0	30		MHz
t <sub>w</sub>	Pulse duration	CLK high	20		ns
		PRE or CLR low	25		
t <sub>su</sub>	Set up time-before CLK↓	Data high or low	20		ns
		CLR inactive	25		
		PRE inactive	20		
t <sub>h</sub>	Hold time-data after CLK↓	0			ns
T <sub>A</sub>	Operating free-air temperature	0	70		°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	XD74LS112			UNIT
		MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX, I <sub>OH</sub> = -0.4 mA	2.7	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 4 mA		0.25	0.4	V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 8 mA		0.35	0.5	
I <sub>I</sub>	J or K CLR or PRE CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.1	mA
				0.3	
				0.4	
I <sub>IH</sub>	J or K CLR or PRE CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20	μA
				60	
				80	
I <sub>IL</sub>	J or K All other	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.4	mA
				-0.8	
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX, see Note 2	-20	-100		mA
I <sub>CC</sub> (Total)	V <sub>CC</sub> = MAX, see Note 3		4	6	mA

For <sup>†</sup>nditiona abown at MIN or MAX. s the spproprieti vdut specified urder rweoiwhddtd o<sup>‡</sup>watng conditions.

\*All typical vbluob m st \*cc ■ 5 V, Ta - 25°C.

Not more thee one ouWE X RfwvrM ar x He. am rM durMmn of uhrur^ircitiT AhntUd net Exceed cne secerxt NOTES:

2. Por certain device whor» cUtaccommotatifin con bo 8uaad by «ho«tihg ai output to ground, s tee may ba pformea with V<sub>Q</sub> — 2.25 V Md 2.125V for tfio \*M family ond the '7, family, roepMtivefy. with tt» minimum and maximum Hmit® reduced to ww hdr uf the, maied valuee,


3. with all cinpm open, is measured wim itift a and B ntirptm high in nim. at The time of m\*Mr^ent, g dock input le ggr»d

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$  (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				30	45		MHz
$t_{PLH}$			$R_L = 2 \text{ k}\Omega, C_L = 15 \text{ pF}$		15	20	ns
$t_{PHL}$	CLR, PRE or CLK	Q or $\overline{Q}$			15	20	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

DIP



以上信息仅供参考，如需帮助联系客服人员。谢谢 XINLUDA

# X-ON Electronics

Largest Supplier of Electrical and Electronic Components

***Click to view similar products for [Flip Flops](#) category:***

***Click to view products by [XINLUDA](#) manufacturer:***

Other Similar products are found below :

[5962-8955201EA](#) [MC74HC11ADTG](#) [MC10EP29MNG](#) [MC74HC11ADTR2G](#) [NLV14013BDTR2G](#) [NLV14027BDG](#) [NLX1G74MUTCG](#)  
[703557B](#) [746431H](#) [5962-90606022A](#) [5962-9060602FA](#) [NLV14013BDR2G](#) [M38510/30104BDA](#) [M38510/07106BFA](#) [M38510/06102BFA](#)  
[M38510/06101B2A](#) [NLV74HC74ADR2G](#) [TC4013BP\(N,F\)](#) [NLV14013BDG](#) [NLV74AC32DR2G](#) [NLV74AC74DR2G](#) [MC74HC73ADG](#)  
[CY74FCT16374CTPACT](#) [MC74HC11ADR2G](#) [74LVT74D,118](#) [74VHCT9273FT\(BJ\)](#) [MM74HC374WM](#) [74ALVCH162374PAG](#)  
[TC7WZ74FK,LJ\(CT\)](#) [CD54HCT273F](#) [HMC853LC3TR](#) [HMC723LC3CTR](#) [MM74HCT574MTCX](#) [MM74HCT273WM](#) [SN74LVC74APW](#)  
[SN74LVC74AD](#) [MC74HC73ADTR2G](#) [MC74HC11ADG](#) [SN74ALVTH16374GR](#) [M74HCT273B1R](#) [M74HC377RM13TR](#)  
[M74HC374RM13TR](#) [M74HC175B1R](#) [M74HC174RM13TR](#) [74ALVTH16374ZQLR](#) [74ALVTH32374ZKER](#) [74AUP1G74DC,125](#)  
[74VHC374FT\(BJ\)](#) [74VHC9273FT\(BJ\)](#) [NLV14013BCPG](#)