

1 Features

- Operation From Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity

2 Applications

- HVAC Gateways
- Residential Ductless Air Conditioning Outdoor
 Units
- Robotic Controls
- Industrial Stepper Motors
- Power Meter and Power Analyzers
- Digital Input Modules for Factory Automation

3 Description

Each circuit in XD/XL74LS14 functions as inverter. However, because of the Schmitt-Triggeraction, they have different input threshold levels for

positive-going (V_{T_+}) and negative-going (V_{T_-}) signals. These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.



5 Pin Configuration and Functions



Pin Functions						
	PIN					
NAME	DIP/SOP	I/O	DESCRIPTION			
1A	1	Ι	Channel 1 input			
1Y	2	0	Channel 1 output			
2A	3	Ι	Channel 2 input			
2Y	4	0	Channel 2 output			
ЗA	5	Ι	Channel 3 input			
3Y	6	0	Channel 3 output			
4A	9	Ι	Channel 4 input			
4Y	8	0	Channel 4 output			
5A	11	Ι	Channel 5 input			
5Y	10	0	Channel 5 output			
6A	13	I	Channel 6 input			
6Y	12	0	Channel 6 output			
GND	7		Ground			
NC	_	_	No internal connection			
V _{CC}	14		Power supply			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Supply voltage, V _{CC} ⁽²⁾			7	V	
	XD/XL74LS14		5.5	V	
input voitage			7		
Junction temperature, T _J	·		150	°C	
Storage temperature, T _{stg}		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	Curral currate and		4.5	5	5.5	V
	Supply voltage	XD/XL/4LS14	4.75	5	5.25	
I _{OH}	List lovel entruit entreet	XD/XL74LS14			-0.8	mA
	Hign-level output current				-0.4	
I _{OL}	Low-level output current	XD/XL74LS14			16	mA
					4	
					8	
T _A	Operating free-air temperature		-55		125	°C
		XU/XL/4LS14	0		70	

6.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
			1.5	1.7	2	
V _{T+}	$V_{CC} = 5 V$	741 04 4	1.4	1.6	1.9	V
		74LS14	0.6	0.9	1.1	
V _T	$V_{\rm CC} = 5 V$		0.5	0.8	1	V
Hysteresis (V _{T+} – V _{T–})	V _{CC} = 5 V		0.4	0.8		V
1	$V_{CC} = MIN, I_I = -12 \text{ mA}, \text{ XD/XL}$	_74LS14			-1.5	N/
VIK	V_{IK} $V_{CC} = MIN, I_I = -18 \text{ mA}, \text{XD/XL74LS14}$				-1.5	v
	V _{CC} = MIN, V _I = 0.6 V, I _{OH} = -0.8 mA, XD/XL74LS14			3.4		
VOH	$V_{CC} = MIN, V_I = 0.5 V, I_{OH} = -0.5 V_{CC}$	0.4 mA, XD/XL74LS14	2.4	3.4		V
	V _{CC} = MIN, V _I = 2 V, I _{OL} = 16 mA, XD/XL74LS14			0.2	0.4	
V _{OL}	V _{CC} = MIN, V _I = 1.9 V	I _{OL} = 4 mA, XD/XL74LS14		0.25	0.4	V
		I _{OL} = 8 mA, XD/XL74LS14		0.35	0.5	
	$V_{CC} = 5 V, V_I = V_{T+}$			-0.43		
IT+		XD/XL/4L314		-0.14		ma
	$V_{CC} = 5 V, V_I = V_{T-}$	XD/XI 74I S14		-0.56		mA
IT_				-0.18		
1	V _{CC} = MAX, V _I = 5.5 V, XD/XL74LS14				1	mA
1	V _{CC} = MAX, V _I = 7 V, XD/XL74LS14				0.1	
	V _{CC} = MAX, V _{IH} = 2.4 V, XD/XL74LS1414				40	
IН	V _{CC} = MAX, V _{IH} = 2.7 V, XD/XL74LS14				20	μΑ
1	$V_{CC} = MAX, V_{IL} = 0.4 V$			-0.8	-1.2	~ ^
'IL		XD/XL/4L314			-0.4	mA
. (3)	V _{CC} = MAX		-18		-55	
IOS		XD/XL74LS14	-20		-100	ША
				22	36	
ICCH	V _{CC} = IVIAX	AU/AL/4L014		8.6	16	ma
				39	60	~ ^
ICCL	$v_{CC} = WAX$	AD/AL/4L314		12	21	MA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. (1)

(2) All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$. (3) Not more than one output should be shorted at a time.

6.5 Switching Characteristics

 V_{CC} = 5 V, T_A = 25°C, and over operating free-air temperature range (unless otherwise noted; see Figure 13)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	Y	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 $k\Omega$ and C_L = 15 pF		15	22	ns
t _{PHL}	A	Y	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 $k\Omega$ and C_L = 15 pF		15	22	ns

6.5.1 XD/XL74LS14 Circuits

Data for temperatures below 0°C and above 70°C and supply voltage below 4.75 V and above 5.25 V are applicable for XD/XL74LS14 only.



7 Parameter Measurement Information

7.1 Series XD/XL74LS14 Devices







Figure 11 Voltage Waveforms Setup and Hold Times













Series XD/XL74LS14 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZL}.
- E. The outputs are measured one at a time with one input transition per measurement.

Figure 13 Voltage Waveforms Enable and Disable Times, 3-State Outputs

7.2 Series XD/XL74LS14 Devices





Figure 16 Load Circuit For 3-State Outputs







Figure 15 Load Circuit For Open-Collector Outputs



Figure 17 Voltage Waveforms Pulse Durations



Figure 19 Voltage Waveforms Propagation Delay Times

Series XD/XL74LS14 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZL}.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ \approx 50 Ω , t_r \leq 1.5 ns, t_f \leq 2.6 ns.
- G. The outputs are measured one at a time with one input transition per measurement.

Figure 20 Voltage Waveforms Enable and Disable Times, 3-State Outputs

Typical Application (continued)

8 Application Curve



 Time

 Figure 21 Ideal Capacitor Voltage and Output Voltage With Positive Switching Threshold

8.1 System Examples

Here are some examples of various applications using the XD/XL74LS14 device.



Figure 22 TTL System Interface For Slow Input Waveforms



Figure 24 Multivibrator









Figure 25 Threshold Detector





9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. The V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. TI recommends using a 0.1- μ F capacitor on the V_{CC} terminal, and must be placed as close as possible to the pin for best results.

10 Layout

10.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

10.2 Layout Example



Figure 27 Layout Diagram





以上信息仅供参考.如需帮助联系客服人员。谢谢 XINLUDA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Inverters category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below :

5962-8550101CA E5-652Z NL17SGU04P5T5G NL17SZ14P5T5G NLX2G04BMX1TCG 412327H 022413E NL17SG14AMUTCG NLU2G04AMUTCG NLU2GU04BMX1TCG NLV14049UBDR2G NLV14069UBDTR2G NLV17SZ14DFT2G NLVVHC1G05DFT2G 74LVC2G17FW4-7 NLU2G04CMX1TCG NLV17SZ06DFT2G NLV27WZ04DFT2G NLV74HCT14ADTR2G NLX2G14CMUTCG NLU1G04AMX1TCG SNJ54ACT14W SNJ54AC04W NCV1729SN35T1G TC74VHC04FK(EL,K) NLV74HC04ADTR2G NLV17SZ04DFT2G 74AUP2G04FW3-7 NLU1G04AMUTCG NLX2G04CMUTCG NLX2G04AMUTCG NLV74ACT00DR2G NLV74AC14DR2G NLV37WZ14USG NLV27WZ04DFT1G NLV14106BDG NLU1GU04CMUTCG NLU1GT14AMUTCG NLU1G04CMUTCG NL17SZU04P5T5G NL17SG14DFT2G 74LVC06ADTR2G 74LVC04ADR2G TC7SZ04AFS,L3J NLU1GT04AMUTCG NLV37WZ04USG NLX3G14FMUTCG NL17SZ04P5T5G NL17SG14P5T5G NLV27WZU04DFT2G