


- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:

Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

Logic Function Modes:

Exclusive-OR
Comparator
AND, NAND, OR, NOR
Plus Ten Other Logic Operations



TYPICAL ADDITION TIMES

| NUMBER | ADDITION TIMES | PAG | CKAGE COUNT | CARRY METHOD |
|------------|----------------|----------------------------|--------------------------------|-----------------|
| OF BITS | USING 'LS181 | ARITHMETIC/ LOGIC UNITS | LOOK-AHEAD CARRY GENERATORS | BETWEEN ALUs |
| 1 to 4 | 24 ns | 1 | | NONE |
| 5 to 8 | 40 ns | 2 | | RIPPLE |
| 9 to 16 | 44 ns | 3 or 4 | 1 | FULL LOOK-AHEAD |
| 17 to 64 | 68 ns | 5 to 16 | 2 to 5 | FULL LOOK-AHEAD |

description

The 'LS181 are arithmetic logic units (ALUI/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (SO. S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme Is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17)

description (continued)

The 'LS181 will accommodate active-high data if the pin designations are interpreted as follows:

| PIN NUMBER | 2 | 1 | 23 | 22 | 21 | 20 | 19 | 18 | 9 | 10 | 11 | 13 | 7 | 16 | 15 | 17 |
|----------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|-------------------|----|----|
| Active-low data (Table 1) | Ā ₀ | B ₀ | Ā ₁ | B ₁ | Ā ₂ | B ₂ | Ā ₃ | B ₃ | ۴o | F ₁ | F ₂ | F ₃ | Cn | Cn+4 | P | G |
| Active-high data (Table 2) | A ₀ | B ₀ | A ₁ | B ₁ | A ₂ | B ₂ | А3 | Вз | F ₀ | F ₁ | F ₂ | F ₃ | Cn | C̄ _{n+4} | Х | Υ |

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

| INPUT C _n | OUTPUT Cn+4 | ACTIVE-LOW DATA (FIGURE 1) | ACTIVE-HIGH DATA (FIGURE 2) |
|----------------------|-------------|-------------------------------|--------------------------------|
| Н | н | A≥B | A≤B |
| н | L | A < B | A > B |
| L | н | A > B | A < B |
| L | L | A ≤ B | A ≥ B |

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0,S1,S2,S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 74LS devices are characterized for operation from 0°C to 70°C.

signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.

logic symbols[†] and signal designations (active-low data)




FIGURE 1 (USE WITH TABLE 1)

TABLE 1

| | SEL E | CTION | | | ACTIVE-LOW DAT | ГА |
|----------|-----------|-------|----|------------------------|------------------------|----------------------------|
| <u> </u> | SELE | CITON | | M = H | M = L; ARITHM | ETIC OPERATIONS |
| S3 | 62 | S1 | SO | LOGIC | Cn = L | Cn = H |
| 33 | S2 | 51 | 50 | FUNCTIONS | (no carry) | (with carry) |
| L | L | L | L | F=A | F = A MINUS 1 | F = A |
| L | L | L | н | F = AB | F = AB MINUS 1 | F = AB |
| L | L | н | L | F = A + B | F = AB MINUS 1 | F = AB |
| L | L | н | н | F = 1 | F = MINUS 1 (2's COMP) | F = ZERO |
| L | Н | L | L | $F = \overline{A + B}$ | F = A PLUS (A + B) | F = A PLUS (A + B) PLUS 1 |
| L | н | L | н | F = B | F = AB PLUS (A + B) | F = AB PLUS (A + B) PLUS 1 |
| L | н | н | L | F = A ⊕ B | F = A MINUS B MINUS 1 | F = A MINUS B |
| L | н | н | н | F = A + B | F = A + B | F = (A + B) PLUS 1 |
| н | L | L | L | F = AB | F = A PLUS (A + B) | F = A PLUS (A + B) PLUS 1 |
| н | L | L | н | F = A ⊕ B | F = A PLUS B | F = A PLUS B PLUS 1 |
| н | L | н | L | F = B | F = AB PLUS (A + B) | F = AB PLUS (A + B) PLUS 1 |
| н | L | н | н | F = A + B | F = (A + B) | F = (A + B) PLUS 1 |
| н | н | L | L | F=0 | F = A PLUS A‡ | F = A PLUS A PLUS 1 |
| н | н | L | н | F ≈ AB | F = AB PLUS A | F = AB PLUS A PLUS 1 |
| н | н | н | L | F = AB | F = AB PLUS A | F = AB PLUS A PLUS 1 |
| н | H H H F=A | | | F = A | F = A | F = A PLUS 1 |

[‡]Each bit is shifted to the next more significant position.

logic symbols[†] and signal designations (active-high data)





FIGURE 2 (USE WITH TABLE 2)

TABLE 2

| | SELE | CTION | | | ACTIVE-HIGH DA | TA |
|----|-------|-------|------------|--------------------|----------------------------------|------------------------------------|
| | SELEV | CITON | | M = H | M = L; ARITHM | ETIC OPERATIONS |
| S3 | S2 | S1 | S 0 | LOGIC FUNCTIONS | C _n = H (no carry) | C _n = L (with carry) |
| L | L | L | L | F = A | F = A | F = A PLUS 1 |
| L | L | L | н | F = A + B | F = A + B | F = (A + B) PLUS 1 |
| L | L | н | L | F = AB | F = A + B | F = (A + B) PLUS 1 |
| L | L | н | н | F = 0 | F = MINUS 1 (2's COMPL) | F = ZERO |
| L | н | L | L | F = AB | F = A PLUS AB | F = A PLUS AB PLUS 1 |
| L | н | L | н | F=B | F = (A + B) PLUS AB | F = (A + B) PLUS AB PLUS 1 |
| L | н | н | L | F = A ⊕ B | F = A MINUS B MINUS 1 | F = A MINUS B |
| L | н | н | н | F = AB | F = AB MINUS 1 | F = AB |
| н | L | L | L | F = A + B | F = A PLUS AB | F = A PLUS AB PLUS 1 |
| н | L | L | н | F = A (1) B | F = A PLUS B | F = A PLUS B PLUS 1 |
| н | L | н | L | F = B | F = (A + B) PLUS AB | F = (A + B) PLUS AB PLUS 1 |
| н | L | н | н | F = AB | F = AB MINUS 1 | F = AB |
| н | н | L | L | F = 1 | F = A PLUS A† | F = A PLUS A PLUS 1 |
| н | н | L | н | F = A + B | F = (A + B) PLUS A | F = (A + B) PLUS A PLUS 1 |
| н | н | н | L | F = A + B | F = (A + B) PLUS A | F = (A + B) PLUS A PLUS 1 |
| н | н | н | н | F = A | F = A MINUS 1 | F = A |

[†] Each bit is shifted to the next more significant position.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

| absolute maximum ratings over recommended | l oper | rating | free-air | temperature | range (unles | s otherwise noted) |
|--|--------|--------|----------|-------------|--------------|--------------------|
| Supply voltage, VCC (see Note 1) | | | | | | 7 V |
| Input voltage | | | | | | 5.5 V |
| Interemitter voltage (see Note 2) | | | | | | 5.5 V |
| Operating free-air temperature range: XD74LS | 181 | | | | | 0°C to 70°C |
| Storage temperature range | | | | | | 65°C to 150°C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each \bar{A} input in conjunction with inputs S2 or S3, and to each \overline{B} input in conjunction with inputs S0 or S3.

recommended operating conditions

| | X | D 74LS1 | 81 | |
|---|------|----------------|------|------|
| | MIN | NOM | MAX | UNIT |
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | ٧ |
| High-level output current, IOH (All outputs except A = B) | | | -400 | μΑ |
| Low-level output current, IOL | | | 8 | mA |
| Operating free-air temperature, TA | 0 | | 70 | °c |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARA | METER | 750 | T CONDITIONS | + | XI | 074LS1 | 81 | |
|-------|---------------|-------------------|--|-------------------------|------------------------|-----|--------|------|-------|
| | FARA | VIETER | 153 | II CONDITIONS | | MIN | TYP‡ | MAX | UNIT |
| VIH | High-level in | nput voltage | | | | 2 | | | V |
| VIL | Low-level in | put voltage | | | | | | 0.8 | ٧ |
| VIK | Input clamp | voltage | V _{CC} = MIN, | I _I = -18 mA | | | | -1.5 | V |
| VOH | High-level o | utput voltage, | V _{CC} = MIN, | V _{IH} = 2 V, | | 2.7 | 3.4 | | V |
| VOH | any output | except A = B | V _{IL} = V _{IL} max, | $I_{OH} = -400 \mu A$ | | 2.7 | 3.4 | | v |
| юн | High-level o | utput current, | V _{CC} = MIN, | V _{IH} = 2 V, | | | | 100 | μА |
| -07 | A = B outpu | it only | VIL = VIL max, | $V_{OH} = 5.5 V$ | | | | 100 | μΑ, |
| | Low-level | All outputs | | | IOL = 4 mA | | 0.25 | 0.4 | |
| VOL | | An outputs | V _{CC} = MIN, | $V_{IH} = 2 V$ | I _{OL} = 8 mA | | 0.35 | 0.5 | v |
| VOL | voltage | Output G | VIL = VIL max | | IOL = 16 mA | | 0.47 | 0.7 | V |
| | Vortage | Output P | | | IOL = 8 mA | | 0.35 | 0.5 | |
| | Input | Mode input | | | | | | 0.1 | |
| 11 | current at | Any A or Binput | V _{CC} = MAX, | V. = 5.5.V | | | | 0.3 | |
| '' | max, input | Any S input | VCC - WAX, | V - 5.5 V | | | | 0.4 | mA |
| | voltage | Carry input | | | 24.04.0 | | | 0.5 | |
| | High-level | Mode input | | | | | | 20 | |
| 11H | input | Any A or B input | V _{CC} = MAX, | V ₁ = 2.7 V | | | | 60 | μА |
| ·1111 | current | Any S input | VCC - IVIAA, | V - 2.7 V | | | | 80 | μд |
| | COTTON | Carry input | | | | | | 100 | |
| | Low-level | Mode input | | | | | | -0.4 | |
| IIL. | input | Any A or B input | V _{CC} = MAX, | V1 = 0.4 V | | | | -1.2 | mA |
| 11 | current | Any S input | 100 | ., | | | | -1.6 | |
| | | Carry input | | <u> </u> | | | | -2 | |
| los | | t output current, | V _{CC} = MAX | | | -5 | | -42 | mA |
| | any output | except A = B§ | - 00 | | | | | | |
| Icc | Supply curre | ent | V _{CC} = MAX, | See Note 3 | Condition A | | 20 | 34 | mA |
| | | | | | Condition B | | 21 | 37 | .,,,, |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V_{CC} = 5 V, T_A = 25°C. §Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I $_{\rm CC}$ is measured for the following conditions:

- A. S0 through S3, M, and \overline{A} inputs are at 4.5 V, all other inputs are grounded.
- B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.


switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k Ω , see note 4)


| PARAMETER† | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--------------------------------------|------------------|--|-----|-----|-----|------|
| tPLH . | C _n | <u> </u> | | | 18 | 27 | |
| tPHL | C _n | C _{n+4} | | | 13 | 20 | ns |
| tPLH . | Any \overline{A} or \overline{B} | C _{n+4} | M = 0 V, S0 = S3 = 4.5 V, | | 25 | 38 | |
| tPHL | Ally A of B | ∨n+4 | S1 = S2 = 0 V (SUM mode) | | 25 | 38 | ns |
| tPLH . | Any A or B | C _{n+4} | M = 0 V, S0 = S3 = 0 V | | 27 | 41 | |
| ^t PHL | Ally A of B | ℃n+4 | S1 = S2 = 4.5 V (DIFF mode) | | 27 | 41 | ns |
| tPLH | Cn | Any ₹ | M = 0 V | | 17 | 26 | |
| tPHL | On On | Anyr | (SUM or DIFF mode) | | 13 | 20 | ns |
| tPLH . | Any A or B | G | M = 0 V, S0 = S3 = 4.5 V, | | 19 | 29 | |
| tPHL | Ally A of B | ١ | $S1 = S2 = 0 \text{ V (}\overline{\text{SUM mode)}}$ | | 15 | 23 | ns |
| tPLH | Any A or B | Ğ | M = 0 V, S0 = S3 = 0 V, | | 21 | 32 | |
| tPHL | Ally A of B | | S1 = S2 = 4.5 V (DIFF mode) | | 21 | 32 | ns |
| tPLH | Any A or B | 77 | M = 0 V, S0 = S3 = 4.5 V, | | 20 | 30 | |
| tPHL. | Ally A di B | | S1 = S2 = 0 V, (SUM mode) | | 20 | 30 | ns |
| tPLH | Any \overline{A} or \overline{B} | P | M = 0 V, S0 = S3 = 0 V, | | 20 | 30 | |
| t _{PHL} | Any A or B | | S1 = S2 = 4.5 V (DIFF mode) | | 22 | 33 | ns |
| tPLH | Ā _i or B _i | Fi | M = 0 V, S0 = S3 = 4.5 V, | | 21 | 32 | |
| ^t PHL | 7,0,0, | -1 | S1 = S2 = 0 V (SUM mode) | | 13 | 20 | ns |
| ^t PLH | Ā _i or B _i | Fi | M = 0 V, S0 = S3 = 0 V, | | 21 | 32 | |
| tPHL. | 7,016 | r _i | S1 = S2 = 4.5 V (DIFF mode) | | 21 | 32 | ns |
| ^t PLH | Ā _i or B _i | F, | M = 4.5 V (logic mode) | | 22 | 33 | |
| tPHL. | 7,0,0, | '' | W = 4.5 V (logic mode) | | 26 | 38 | ns |
| ^t PLH | Any A or B | A = B | M = 0 V, S0 = S3 = 0 V, | | 33 | 50 | |
| tPHL | | A-8 | S1 = S2 = 4.5 V (DIFF mode) | | 41 | 62 | ns |


[†]tp_H ≡ propagation delay time, low-to-high-level output tpHL ≡ propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | | | | | | 7 V |
|--|-----|-----|----|--|------|------|--|--|--|--|--|--|--|--|------------|-----|-----|------|--------|
| Input voltage | | | | | | | | | | | | | | | | | | | 5.5 V |
| Interemitter voltage (see Note 2) | | | | | | | | | | | | | | | | | | | 5.5 V |
| Operating free-air temperature: XD7 | 74L | .S1 | 81 | | | | | | | | | | | | | (|)°(| C to | 5 70°C |
| Storage temperature range | | | | | | | | | | | | | | | — 6 | 35° | ,C | to | 150°C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each \overline{A} input in conjunction with inputs S2 or S3, and to each \overline{B} input in conjunction with inputs S0 or S3.

recommended operating conditions

| | X | D74LS | 181 | UNIT |
|---|------|-------|------|------|
| | MIN | NOM | MAX | ONL |
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH (All outputs except A = B) | | | -1 | mA |
| Low-level output current, IOL | | | 20 | mA |
| Operating free-air temperature, TA | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAM | AETER | TE | ST CONDITIONS | · t | Х | D74LS1 | 181 | UNIT |
|------------------|---------------|------------------|--------------------------|--------------------------|--------------|-----|------------------|------|------|
| | ranan | TETEN | 16 | STCONDITIONS | • | MIN | TYP [‡] | MAX | UNIT |
| VIH | High-level in | put voltage | | | | 2 | | | V |
| V ₁ L | Low-level in | put voltage | | | | | | 0.8 | V |
| VIK | Input clamp | voltage | V _{CC} = MIN, | I _I = -18 mA | | | | -1.2 | V |
| VOH | High-level or | utput voltage, | V _{CC} = MIN, | V _{IH} = 2 V, | | 2.7 | 3.4 | | V |
| VOH | any output | except A = B | $V_{IL} = 0.8 V$ | $I_{OH} = -1 \text{ mA}$ | | 2.7 | 3.4 | | |
| Іон | High-level or | tput current, | VCC = MIN, | V _{IH} = 2 V, | | | | 250 | μА |
| ЮН | A = B outpu | t only | V _{1L} = 0.8 V, | $V_{OH} = 5.5 V$ | | | | 250 | μΛ |
| Val | Low-level or | itnut voltage | VCC = MIN, | V _{IH} = 2 V, | | | | 0.5 | v |
| VOL | LOV-level of | tput vortage | V _{IL} = 0.8 V, | IOL = 20 mA | | | | 0.5 | |
| 11 | Input currer | it at | V _{CC} = MAX, | V _I = 5.5 V | | | | 1 | mA |
| <u>'</u> ' | maximum ir | put voltage | VCC - MIAX, | VI - 5.5 V | | | | | |
| | High-level | Mode input | | | | | | 50 | |
| ин | input | Any A or B input | V _{CC} = MAX, | V ₁ = 2.5 V | | | | 150 | μA |
| ''H | current | Any S input | VCC - MAX, | V - 2.5 V | | | | 200 | μ |
| | CONTENT | Carry input | | | | | | 250 | |
| | Low-level | Mode input | | | | | | -2 | |
| ١ | input | Any A or B input | VMAY | V 0 E V | | | | -6 | mA |
| 111 | current | Any S input | V _{CC} = MAX, | V ~ 0.5 V | | | | -8 | IIIA |
| | current | Carry input | | 2 23 | | | | -10 | |
| los | Short-circuit | output current, | V _{CC} = MAX | | | -40 | | -100 | mA |
| 108 | any output | except A = B§ | ACC - MAY | | | -40 | | 100 | mA |
| } | | | V _{CC} = MAX, | T _A = 125°C, | W package | | | | |
| 1cc | Supply curre | ent | See Note 3 | | only | | | | mA |
| | | | V _{CC} = MAX, | See Note 3 | All packages | | 120 | 220 | |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]ddagger$ All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

[§] Not more than one output should be shorted at a time.

NOTE 3: ICC is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and \overline{A} inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.

switching characteristics, VCC = 5 V, TA = 25°C (CL = 15 pF, RL = 280 Ω , see note 4)


| PARAMETER† | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--------------------------------------|--|---|-----|------|------|------|
| ^t PLH | C _n | C | | | 7 | 10.5 | |
| ^t PHL | _ on | C _{n+4} | | | 7 | 10.5 | ns |
| ^t PLH | Any A or B | C _{n+4} | M = 0 V, S0 = S3 = 4.5 V, | | 12.5 | 18.5 | |
| ^t PHL | 7.19 7 01 5 | On+4 | S1 = S2 = 0 V (SUM mode) | | 12.5 | 18.5 | ns |
| ^t PLH | Any A or B | C _{n+4} | M = 0 V, S0 = S3 = 0 V, | | 15.5 | 23 | |
| tPHL. | Ally A of B | Vn+4 | S1 = S2 = 4.5 V (DIFF mode) | | 15.5 | 23 | ns |
| ^t PLH | Cn | Any F | M = 0 V | | 7 | 12 | |
| tPHL | on on | \ \tag{\text{\tint{\text{\tin}\text{\tint{\text{\tett{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tin\tint{\text{\text{\text{\text{\text{\tin}\text{\text{\text{\ti}\tint{\text{\text{\text{\text{\ti}\titt{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti}}\tittt{\text{\text{\ti}}\tittt{\text{\text{\text{\text{\tin}\tittt{\text{\text{\text{\text{\text{\text{\text{\text{\text{\titil\titt{\text{\titt{\tex{\tilit}\titt{\text{\text{\text{\tiin}\tint{\text{\tii}\tittt{\titt{\titt{\titt{\text{\titil\tint{\tii}\tittt{\tii}\tittt{\tii}\t | (SUM or DIFF mode) | | 7 | 12 | ns |
| ^t PLH | Any \overline{A} or \overline{B} | G | M = 0 V, S0 = S3 = 4.5 V, | | 8 | 12 | |
| ^t PHL | 7119 7 01 6 | | $S1 = S2 = 0 V (\overline{SUM} \text{ mode})$ | | 7.5 | 12 | ns |
| ^t PLH | Any A or B | G | M = 0 V, S0 = S3 = 0 V, | | 10.5 | 15 | |
| tPHL. | Ally A OI B | | S1 = S2 = 4.5 V (DIFF mode) | | 10.5 | 15 | ns |
| ^t PLH | Any A or B | P | M = 0 V, S0 = S3 = 4.5 V, | | 7.5 | 12 | |
| tPHL | Ally A of B | ' | $S1 = S2 = 0 V (\overline{SUM} \text{ mode})$ | | 7.5 | 12 | ns |
| ^t PLH | Any A or B | P | M = 0 V, S0 = S3 = 0 V, | | 10.5 | 15 | |
| tPHL | Ally A OI B | | S1 = S2 = 4.5 V (DIFF mode) | | 10.5 | 15 | ns |
| ^t PLH | A _i or B _i | F; | M = 0 V, S0 = S3 = 4.5 V, | | 11 | 16.5 | |
| tPHL | A) or b) | - | S1 = S2 = 0 V (SUM mode) | | 11 | 16.5 | ns |
| tPLH | ÷ = | 7 | M = 0 V, S0 = S3 = 0 V, | | 14 | 20 | |
| tPHL | A _i or B _i | Fi | S1 = S2 = 4.5 V (DIFF mode) | | 14 | 22 | ns |
| ^t PLH | Ā Ā | - | | | 14 | 20 | |
| tPHL. | A _i or B _i | F _i | M = 4.5 V (logic mode) | | 14 | 22 | ns |
| tPLH | Any A or B | A = B | M = 0 V, S0 = S3 = 0 V, | | 15 | 23 | |
| tPHL | Ally A or B | A-B | S1 = S2 = 4.5 V (DIFF mode) | | 20 | 30 | ns |


[†]tpLH = propagation delay time, low-to-high-level output


tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs







PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

| PARAMETER | INPUT UNDER TEST | OTHER INPUT SAME BIT | | OTHER DATA INPUTS | | ОИТРИТ | OUTPUT | |
|------------------|------------------------|-------------------------|-------------------|----------------------|--------------------------------|------------------|--------------|----------|
| | | APPLY 4.5 V | APPLY GND | APPLY 4.5 V | APPLY GND | TEST | (See Note 4) | |
| ^t PLH | Āi | 8 _i | None | Remaining A and B | C _n | Fi | In-Phase | |
| tPHL | ^' | | | | | | | |
| tPLH | Bi | ⊼ _i | None | Remaining A and B | c _n | Fi | In-Phase | |
| ^t PHL | - | | | | | | | |
| ^t PLH | Āį | Ā. | Bi | None | None | Remaining | P | In-Phase |
| tPHL. | | ٠, | None | None | A and B, Cn | " | I III-Phase | |
| tPLH . | B, | Āį | None | None | Remaining | P | In-Phase | |
| tPHL. | | ~1 | | | A and B, Cn | | | |
| ^t PLH | Āį | <u> 7</u> . | None | B _i | Remaining | Remaining | G | to Ohana |
| tPHL | | None | Pi | B | A, Cn | 6 | In-Phase | |
| ^t PLH | Bi | None | Āį | Remaining B | Remaining Ā, C _n | G | In-Phase | |
| TPHL | Β, | | | | | | | |
| tPLH | Cn | None | None | All | All | Any F or Cn+4 | In-Phase | |
| ^t PHL | | tvone | | Ā | B | | | |
| ^t PLH | Āį | None | ne B _i | Remaining B | Remaining A, C _n | Cn+4 | Out-of-Phase | |
| ^t PHL | | None | | | | | | |
| ^t PLH | Bi | i None | Āį | Remaining B | Remaining | Cn+4 | Out-of-Phase | |
| tPHL | 0, | Mone | ~' | | Ā, C _n | | | |


DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

| PARAMETER | INPUT UNDER TEST | OTHER INPUT SAME BIT | | OTHER DATA INPUTS | | ОИТРИТ | OUTPUT | | |
|------------------|------------------------|-------------------------|---------------------|-------------------|-----------------------------------|------------------------------|--------------|--------------|----------|
| | | APPLY 4.5 V | APPLY GND | APPLY 4.5 V | APPLY GND | TEST | (See Note 4) | | |
| tPLH . | Āį | None | Bi | Remaining A | Remaining | F, | In-Phase | | |
| tPHL | 21 | 140me | | | B, C _n | | | | |
| tPLH . | B, | Āį | None | Remaining A | Remaining B, C _n | F, | Out-of-Phase | | |
| tPHL | P1 | Ai . | | | | | | | |
| tPLH . | Āi | None | B _i | None | Remaining A and B, Cn | P | In-Phase | | |
| tPHL . | ~1 | None | | | | | | | |
| tPLH . | 5 | Ē; | Āį | None | None | Remaining | P | Out-of-Phase | |
| ^t PHL | D; | ۱ ۲۰ | None | None | A and B, Cn | F | Cution-mase | | |
| tPLH . | Ā. | Ā. | Ā, | Bi | None | None | Remaining | G | In-Phase |
| tPHL | ~1 | 0, | Teorie | 140he | A and B, Cn | | in-Phase | | |
| tPLH . | ъ. | B _i | None | Ā, | None | Remaining | G | Out-of-Phase | |
| tPHL . | ٥, | 140116 | ^' | None | A and B, Cn | | Out-of-Phase | | |
| ^t PLH | Z, | None | B, | Remaining | Remaining | A = B | In-Phase | | |
| tPHL | - C1 | 140116 | ٠, | Ā | B, Cn | | | | |
| tPLH | Bi | Āį | None | Remaining A | Remaining B, Cn | A = 8 | Out-of Phase | | |
| tPHL | ٥, | " | | | | | | | |
| tPLH | Cn | None | None | All A and B | None | C _{n+4} or any F | In-Phase | | |
| tPHL | | | | | | | | | |
| tPLH . | Āį | Bi | None | None | Remaining A, B, C _n | Cn+4 | Out-of-Phase | | |
| tPHL | ٦١ | Pi | | | | | | | |
| tPLH . | Bi | None | None Ā _i | None | Remaining A, B, C ₀ | C _{n+4} | In -Phase | | |
| tPHL | -1 | 110.10 | | | | | | | |

LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

| PARAMETER | INPUT | | OTHER INPUT SAME BIT | | OTHER DATA INPUTS | | OUTPUT |
|--------------------------------------|----------------|----------------|-------------------------|----------------|--------------------------------------|------|--------------|
| | TEST | APPLY 4.5 V | APPLY GND | APPLY 4.5 V | APPLY GND | TEST | (See Note 4) |
| ^t PLH tpHL | Āį | Bi | None | None | Remaining Ā and B, C _n | F, | Out-of-Phase |
| [†] PLH [†] PHL | B _i | Āį | None | None | Remaining Ā and B, C _n | F; | Out-of-Phase |

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below:

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG
NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC
028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G
NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G
MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G
NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1
74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7