XD1881 DIP－8

## XL1881 SOP－8

## FEATURES

－AC Coupled Composite Input Signal
－＞10 k $\Omega$ Input Resistance
－＜10 mA Power Supply Drain Current
－Composite Sync and Vertical Outputs
－Odd／Even Field Output
－Burst Gate／Back Porch Output
－Horizontal Scan Rates to 150 kHz
－Edge Triggered Vertical Output
－Default Triggered Vertical Output for Non－ standard Video Signal（Video Games－Home Computers）

## DESCRIPTION

The 1881 Video sync separator extracts timing information including composite and vertical sync， burst／back porch timing，and odd／even field information from standard negative going sync NTSC， PAL ${ }^{(1)}$ and SECAM video signals with amplitude from 0.5 V to 2 V p－p．The integrated circuit is also capable of providing sync separation for non－standard，faster horizontal rate video signals．The vertical output is produced on the rising edge of the first serration in the vertical sync period．A default vertical output is produced after a time delay if the rising edge mentioned above does not occur within the externally set delay period，such as might be the case for a non－standard video signal．

## Connection Diagram



## XD1881 DIP-8 <br> XL1881 SOP-8

## Absolute Maximum Ratings ${ }^{(1)(2)}$

| Supply Voltage |  |  | 13.2 V |
| :---: | :---: | :---: | :---: |
| Input Voltage |  |  | $\begin{aligned} & 3 V_{\text {P-P }}\left(V_{C C}=5 V\right) \\ & 6 V_{P-P}\left(V_{C C} \geq 8 V\right) \end{aligned}$ |
| Output Sink Currents; Pins, 1, 3, 5 |  |  | 5 mA |
| Output Sink Current; Pin 7 |  |  | 2 mA |
| Package Dissipation ${ }^{(3)}$ |  |  | 1100 mW |
| Storage Temperature Range |  |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD Susceptibility ${ }^{(4)}$ |  |  | 2 kV |
| ESD Susceptibility ${ }^{(5)}$ |  |  | 200 V |
| Soldering Information | PDIP Package (10 sec.) |  | $260^{\circ} \mathrm{C}$ |
|  | SOIC Package | Vapor Phase (60 sec.) | $215^{\circ} \mathrm{C}$ |
|  |  | Infrared (15 sec.) | $220^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) For operation in ambient temperatures above $25^{\circ} \mathrm{C}$, the device must be derated based on a $150^{\circ} \mathrm{C}$ maximum junction temperature and a package thermal resistance of $110^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.
(3) ESD susceptibility test uses the "human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor".
(4) Machine Model, $220 \mathrm{pF}-240 \mathrm{pF}$ discharged through all pins.

## Electrical Characteristics 1881

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{R}_{\text {SET }}=680 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ by correlation with $100 \%$ electrical testing at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions |  | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | Outputs at Logic 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 5.2 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | mA |
| DC Input Voltage | Pin 2 |  | 1.3 | 1.5 | 1.8 | V |
| Input Threshold Voltage | ${ }^{(2)}$ |  | 55 | 70 | 85 | mV |
| Input Discharge Current | Pin 2; $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$ |  | 6 | 11 | 16 | $\mu \mathrm{A}$ |
| Input Clamp Charge Current | Pin 2; $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}$ |  | 0.2 | 0.8 |  | mA |
| $\mathrm{R}_{\text {SET }}$ Pin Reference Voltage | Pin 6; ${ }^{(3)}$ |  | 1.10 | 1.22 | 1.35 | V |
| Composite Sync. \& Vertical Outputs | $\begin{aligned} & \text { lout }=40 \mu \mathrm{~A} \text {; } \\ & \text { Logic } 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4.0 \\ 11.0 \end{gathered}$ | 4.5 |  | V |
|  | $\begin{aligned} & \hline \begin{array}{l} \text { lout }=1.6 \mathrm{~mA} \\ \text { Logic } 1 \end{array} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=12 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.4 \\ 10.0 \\ \hline \end{gathered}$ | 3.6 |  | V |
| Burst Gate \& Odd/Even Outputs | $\begin{aligned} & \text { lout = } 40 \mu \mathrm{~A} ; \\ & \text { Logic } 1 \end{aligned}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=12 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4.0 \\ 11.0 \end{gathered}$ | 4.5 |  | V |
| Composite Sync. Output | $\mathrm{I}_{\text {Out }}=-1.6 \mathrm{~mA}$; Logic 0 ; Pin 1 |  |  | 0.2 | 0.8 | V |
| Vertical Sync. Output | $\mathrm{I}_{\text {OUt }}=-1.6 \mathrm{~mA}$; Logic 0; Pin 3 |  |  | 0.2 | 0.8 | V |
| Burst Gate Output | $\mathrm{I}_{\text {Out }}=-1.6 \mathrm{~mA}$; Logic 0 ; Pin 5 |  |  | 0.2 | 0.8 | V |
| Odd/Even Output | $\mathrm{I}_{\text {OUT }}=-1.6 \mathrm{~mA}$; Logic $0 ; \operatorname{Pin} 7$ |  |  | 0.2 | 0.8 | V |
| Vertical Sync Width |  |  | 190 | 230 | 300 | $\mu \mathrm{s}$ |
| Burst Gate Width | $2.7 \mathrm{k} \Omega$ from Pin 5 to $\mathrm{V}_{\mathrm{CC}}$ |  | 2.5 | 4 | 4.7 | $\mu \mathrm{s}$ |
| Vertical Default Time | (4) |  | 32 | 65 | 90 | $\mu \mathrm{s}$ |

(1) Typicals are at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
(2) Relative difference between the input clamp voltage and the minimum input voltage which produces a horizontal output pulse.
(3) Careful attention should be made to prevent parasitic capacitance coupling from any output pin (Pins 1, 3, 5 and 7) to the R RET pin (Pin 6).
(4) Delay time between the start of vertical sync (at input) and the vertical output pulse.

## Typical Performance Characteristics



Figure 1.


Figure 3.


Figure 5.


Figure 2.

( $\mu \mathrm{s}$ )
Figure 4.


Figure 6.

Instead of using the vertical serration pulse separation, use the actual pulse width of the vertical sync period, or $64 \mu \mathrm{~s}$ in this example. This graph is linear, meaning that a value as large as $2.7 \mathrm{M} \Omega$ can be used for $\mathrm{R}_{\text {SET }}$ (twice the value as the maximum at $30 \mu \mathrm{~s}$ ). Due to leakage currents it is advisable to keep the value of $R_{\text {SET }}$ under 2.0 $\mathrm{M} \Omega$. In this example a value of $1.0 \mathrm{M} \Omega$ is selected, well above the minimum of $680 \mathrm{k} \Omega$. With this value for $R_{\text {SET }}$ the pulse width of the vertical sync output pulse of the 1881 is about $340 \mu \mathrm{~s}$.


Figure 7. (a) Composite Video; (b) Composite Sync; (c) Vertical Output Pulse; (d) Odd/Even Field Index; (e) Burst Gate/Back Porch Clamp

*Components Optional, See Text
Figure 8.

## ODD/EVEN FIELD PULSE

An unusual feature of 1881 is an output level from Pin 7 that identifies the video field present at the input to the 1881. This can be useful in frame memory storage applications or in extracting test signals that occur in alternate fields. For a composite video signal that is interlaced, one of the two fields that make up each video frame or picture must have a half horizontal scan line period at the end of the vertical scan-i.e., at the bottom of the picture. This is called the "odd field" or "even field". The "even field" or "field 2 " has a complete horizontal scan line at the end of the field. An odd field starts on the leading edge of the first equalizing pulse, whereas the even field starts on the leading edge of the second equalizing pulse of the vertical retrace interval. Figure 8(a) shows the end of the even field and the start of the odd field.

To detect the odd/even fields the 1881 again integrates the composite sync waveform (Figure 8). A capacitor is charged during the period between sync pulses and discharged when the sync pulse is present. The period between normal horizontal sync pulses is enough to allow the capacitor voltage to reach a threshold level of a comparator that clears a flip-flop which is also being clocked by the sync waveform. When the vertical interval is reached, the shorter integration time between equalizing pulses prevents this threshold from being reached and the $Q$ output of the flip-flop is toggled with each equalizing pulse. Since the half line period at the end of the odd field will have the same effect as an equalizing pulse period, the Q output will have a different polarity on successive fields. Thus by comparing the Q polarity with the vertical output pulse, an odd/even field index is generated. Pin 7 remains low during the even field and high during the odd field.

# XD1881 DIP-8 <br> XL1881 SOP-8 

## MULTIPLE CONTIGUOUS VIDEO LINE SELECTOR WITH BLACK LEVEL RESTORATION

The circuit in Figure 10 will select a number of adjoining lines starting with the line selected as in the previous example. Additional counters can be added as described previously for either higher starting line numbers or an increased number of contiguous output lines. The back porch pulse output of the 1881 is used to gate the video input's black level through a low pass filter ( $10 \mathrm{k} \Omega, 10 \mu \mathrm{~F}$ ) providing black level restoration at the video output when the output selected line(s) is not being gated through.

## Typical Applications



Figure 9. Video Line Selector


Figure 10. Multiple Contiguous Video Line Selector with Black Level Restoration



以上信息仅供参考．如需帮助联系客服人员。谢谢 XINLUDA

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Audio DSPs category:
Click to view products by XINLUDA manufacturer:
Other Similar products are found below :
E-TDA7377A TDA7716N BR281W31A101V1G LC823425-12G1-LR-H TDA7419N R3910-CFAB-E1B HMC474MP86ETR
AMIS30660CANH6G B300W35A102XYG MAX9892ERT+T MAX9892ELTT SB3229-E1 NJW1157BFC2 ZL38060LDG1 SB3231-E1
HMC1022-SX SA3229-E1-T LC75056PE-H TDA7729 NJW1195AV WM5102ECS/R CI1103 WM5102ECS/R 100-CG1820 CS48L10-
CNZ CS48L10-CNZR CS47024C-CQZ CS48L10-CWZR CS48L11-CNZ HMC618LP3ETR HMC604LP3ETR HMC5622LS7TR
HMC288MS8ETR HMC240A STA323W13TR BU9408KS2 DSPB56725AF TAS3204PAGR ADAU1467WBCPZ300
ADAU1463WBCPZ300 BD37514FS-E2 ADAU1463WBCPZ150 NJM2294V-TE1 LC823450TA-2H NJM2537V-TE1 TWL1103TPBSQ1
LC823450XDTBG HMC-AUH312-SX ADAV4622BSTZ ADXL372BCCZ-RL7

