

General Description


XL3057W family consists of A-law monolithic PCM CODEC/filters utilizing the D/A conversion architecture shown in Figure 1, and a serial PCM interface.

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded μ -law or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded μ -law or A-law code, a low-pass filter which corrects for the $\sin x/x$ response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.


Features

- Complete CODEC and filtering system (COMBO) including:
 - Transmit high-pass and low-pass filtering
 - Receive low-pass filter with $\sin x/x$ correction
 - Active RC noise filters
 - μ -law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
 - Internal auto-zero circuitry
- A-law, 16-pin—XL3057W
- Designed for D3/D4 and CCITT applications
- $\pm 5V$ operation
- Low operating power—typically 50 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density
- Dual-In-Line or surface mount packages

Connection Diagrams



Block Diagram



Pin Description

Symbol	Function
V _{BB}	Negative power supply pin. V _{BB} = -5V ± 5%.
GNDA	Analog ground. All signals are referenced to this pin.
VFR0	Analog output of the receive power amplifier.
V _{CC}	Positive power supply pin. V _{CC} = +5V ± 5%.
FS _R	Receive frame sync pulse which enables BCLK _R to shift PCM data into D _R . FS _R is an 8 kHz pulse train. See Figures 2 and 3 for timing details.
D _R	Receive data input. PCM data is shifted into D _R following the FS _R leading edge.
BCLK _R /CLKSEL	The bit clock which shifts data into D _R after the FS _R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions (see Table I).
MCLK _R /PDN	Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _X , but

Symbol	Function
MCLK _X	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _R . Best performance is realized from synchronous operation.
FS _X	Transmit frame sync pulse input which enables BCLK _X to shift out the PCM data on D _X . FS _X is an 8 kHz pulse train, see Figures 2 and 3 for timing details.
BCLK _X	The bit clock which shifts out the PCM data on D _X . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _X .
D _X	The TRI-STATE® PCM data output which is enabled by FS _X .
TS _X	Open drain output which pulses low during the encoder time slot.
GS _X	Analog output of the transmit input amplifier. Used to externally set gain.
VF _{XI} ⁻	Inverting input of the transmit input amplifier.
VF _{XI} ⁺	Non-inverting input of the transmit input amplifier.

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the D_X and V_{FRO} outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the $MCLK_R$ /PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the $MCLK_R$ /PDN pin high; the alternative is to hold both FS_X and FS_R inputs continuously low—the device will power-down approximately 1 ms after the last FS_X or FS_R pulse. Power-up will occur on the first FS_X or FS_R pulse. The TRI-STATE PCM data output, D_X , will remain in the high impedance state until the second FS_X pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to $MCLK_X$ and the $MCLK_R$ /PDN pin can be used as a power-down control. A low level on $MCLK_R$ /PDN powers up the device and a high level powers down the device. In either case, $MCLK_X$ will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to $BCLK_X$ and the $BCLK_R$ /CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the $BCLK_R$ /CLKSEL pin, $BCLK_X$ will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of $BCLK_R$ /CLKSEL. In this synchronous mode, the bit clock, $BCLK_X$, may be from 64 kHz to 2.048 MHz, but must be synchronous with $MCLK_X$.

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of $BCLK_X$. After 8 bit clock periods, the TRI-STATE D_X output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of $BCLK_X$ (or $BCLK_R$ if running). FS_X and FS_R must be synchronous with $MCLK_X/R$.

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. $MCLK_X$ and $MCLK_R$ must be 2.048 MHz for the XL3057W, or 1.536 MHz, 1.544 MHz for the logic levels to the $MCLK_R$ /PDN pin. This will automatically connect $MCLK_X$ to all internal $MCLK_R$ functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS_X starts each encoding cycle and must be synchronous with $MCLK_X$ and $BCLK_X$. FS_R starts each decoding cycle and must be synchronous with $BCLK_R$. $BCLK_R$ must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. $BCLK_X$ and $BCLK_R$ may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_X and FS_R , must be one bit clock period long, with timing relationships specified in Figure 2. With FS_X high during a falling edge of $BCLK_X$, the next rising edge of $BCLK_X$ enables the D_X TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_X output. With FS_R high during a falling edge of $BCLK_R$ ($BCLK_X$ in synchronous mode), the next falling edge of $BCLK_R$ latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS_X and FS_R , must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS_X , the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_X TRI-STATE output buffer is enabled with the rising edge of FS_X or the rising edge of $BCLK_X$, whichever comes later, and the first bit clocked out is the sign bit. The following seven $BCLK_X$ rising edges clock out the remaining seven bits. The D_X output is disabled by the falling $BCLK_X$ edge following the eighth rising edge, or by FS_X going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R , will cause the PCM data at D_R to be latched in on the next eight falling edges of $BCLK_R$ ($BCLK_X$ in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

In applications where the LSB bit is used for signalling with FS_R two bit clock periods long, the decoder will interpret the lost LSB as “1/2” to minimize noise and distortion.

TABLE I. Selection of Master Clock Frequencies

BCLK _R /CLKSEL	Master Clock Frequency Selected
	XL3057W
Clocked	2.048 MHz
0	1.536 MHz or 1.544 MHz
1	2.048 MHz

Functional Description (Continued)**TRANSMIT SECTION**

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to m-law XL3057W coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (tMAX) of nominally 2.5V peak (see table of Transmission Characteristics). The FSX frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through DX at the next FSX pulse. The total encoding delay will be approximately 165 ms (due to the transmit filter) plus 125 ms (due to encoding delay), which totals 290 ms. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law XL3057W the 5th order low pass filter corrects for the $\sin x/x$ attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/power amplifier capable of driving a 600X load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKX) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 ms later the decoder DAC output is updated. The total decoder delay is E 10 ms (decoder update) plus 110 ms (filter delay) plus 62.5 ms ($(/2 \text{ frame})$), which gives approximately 180 ms.

Absolute Maximum Ratings

V _{CC} to GNDA	7V
V _{BB} to GNDA	-7V
Voltage at any Analog Input or Output	V _{CC} + 0.3V to V _{BB} - 0.3V

Voltage at any Digital Input or Output	V _{CC} + 0.3V to GNDA - 0.3V
Operating Temperature Range	-25°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C
ESD (Human Body Model)	2000V
Latch-Up Immunity	= 100 mA on any Pin


Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = 5.0V ± 5%, V_{BB} = -5.0V ± 5%; T_A = 0°C to 70°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at V_{CC} = 5.0V, V_{BB} = -5.0V, T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIGITAL INTERFACE						
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	D _X , I _L = 3.2 mA SIG _R , I _L = 1.0 mA T _S _X , I _L = 3.2 mA, Open Drain			0.4 0.4 0.4	V V V
V _{OH}	Output High Voltage	D _X , I _H = -3.2 mA SIG _R , I _H = -1.0 mA	2.4 2.4			V V
I _{IL}	Input Low Current	GNDA ≤ V _{IN} ≤ V _{IL} , All Digital Inputs	- 10		10	μA
I _{IH}	Input High Current	V _{IH} ≤ V _{IN} ≤ V _{CC}	- 10		10	μA
I _{OZ}	Output Current in High Impedance State (TRI-STATE)	D _X , GNDA ≤ V _O ≤ V _{CC}	- 10		10	μA
ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (ALL DEVICES)						
I _I XA	Input Leakage Current	-2.5V ≤ V _S ≤ +2.5V, VF _X I ⁺ or VF _X I ⁻	- 200		200	nA
R _I XA	Input Resistance	-2.5V ≤ V _S ≤ +2.5V, VF _X I ⁺ or VF _X I ⁻	10			MΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	GS _X , R _L ≥ 10 kΩ	- 2.8		2.8	V
A _V XA	Voltage Gain	VF _X I ⁺ to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1	2		MHz
V _{OS} XA	Offset Voltage		- 20		20	mV
V _{CM} XA	Common-Mode Voltage	CMRR _{XA} > 60 dB	-2.5		2.5	V
CMRR _{XA}	Common-Mode Rejection Ratio	DC Test	60			dB
PSRR _{XA}	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG INTERFACE WITH RECEIVE FILTER (ALL DEVICES)						
R _O RF	Output Resistance	Pin VF _R O		1	3	Ω
R _L RF	Load Resistance	VF _R O = ±2.5V	600			Ω
C _L RF	Load Capacitance				500	pF
V _{OS} RO	Output DC Offset Voltage		- 200		200	mV
POWER DISSIPATION (ALL DEVICES)						
I _{CC} 0	Power-Down Current	No Load (Note)		0.5	1.5	mA
I _{BB} 0	Power-Down Current	No Load (Note)		0.05	0.3	mA
I _{CC} 1	Power-Up Active Current	No Load		5.0	9.0	mA
I _{BB} 1	Power-Up Active Current	No Load		5.0	9.0	mA


Note: I_{CC}0 and I_{BB}0 are measured after first achieving a power-up state.

Timing Specifications Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^\circ C$ to $70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^\circ C$. All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$. See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$1/t_{PM}$	Frequency of Master Clocks	Depends on the Device Used and the BCLK _R /CLKSEL Pin. MCLK _X and MCLK _R		1.536 1.544 2.048		MHz MHz MHz
t_{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t_{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t_{PB}	Period of Bit Clock		485	488	15725	ns
t_{RB}	Rise Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t_{FB}	Fall Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t_{WMH}	Width of Master Clock High	MCLK _X and MCLK _R	160			ns
t_{WML}	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
t_{SBFM}	Set-Up Time from BCLK _X High to MCLK _X Falling Edge	First Bit Clock after the Leading Edge of FS _X	100			ns
t_{SFFM}	Set-Up Time from FS _X High to MCLK _X Falling Edge	Long Frame Only	100			ns
t_{WBH}	Width of Bit Clock High	$V_{IH} = 2.2V$	160			ns
t_{WBL}	Width of Bit Clock Low	$V_{IL} = 0.6V$	160			ns
t_{HBFL}	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t_{HBFS}	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
t_{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t_{DBD}	Delay Time from BCLK _X High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	ns
t_{DBTS}	Delay Time to \overline{TS}_X Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t_{DZC}	Delay Time from BCLK _X Low to Data Output Disabled	$C_L = 0$ pF to 150 pF	50		165	ns
t_{DZF}	Delay Time to Valid Data from FS _X or BCLK _X , Whichever Comes Later	$C_L = 0$ pF to 150 pF	20		165	ns
t_{SDB}	Set-Up Time from D _R Valid to BCLK _{R/X} Low		50			ns
t_{HBD}	Hold Time from BCLK _{R/X} Low to D _R Invalid		50			ns
t_{SF}	Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
t_{HF}	Hold Time from BCLK _{X/R} Low to FS _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns
t_{HBF1}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
t_{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns



Timing Diagrams (Continued)



Transmission Characteristics Unless otherwise noted, limits printed in BOLD characters are guaranteed for VCC = 5.0V ±5%, VBB = 5.0V ±5%; TA = 0°C to 70°C by correlation with 100% electrical testing at TA = 25°C. All other 1.02 kHz, VIN = 0 dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at VCC = 5.0V, VBB = 5.0V, TA = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
AMPLITUDE RESPONSE						
	Absolute Levels (Definition of Nominal Gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
t _{MAX}	Virtual Decision Valve Defined Per CCITT Rec. G711	Max Overload Level XL3057W(3.14 dBm0)		2.492		V _{PK}
G _{XA}	Transmit Gain, Absolute	T _A = 25°C, V _{CC} = 5V, V _{BB} = -5V Input at GS _X = 0 dBm0 at 1020 Hz XL3057W	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	Relative to G _{XA}	-0.1		0.1	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	Relative to G _{XA}	-0.05		0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X ⁺ = -40 dBm0 to +3 dBm0 VF _X ⁺ = -50 dBm0 to -40 dBm0 VF _X ⁺ = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	T _A = 25°C, V _{CC} = 5V, V _{BB} = -5V Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz XL3057W	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G _{RA}	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	Relative to G _{RA}	-0.1		0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	Relative to G _{RA}	-0.05		0.05	dB
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40 dBm0 to +3 dBm0 = -50 dBm0 to -40 dBm0 = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
V _{RO}	Receive Output Drive Level	R _L = 600Ω	-2.5		2.5	V

Transmission Characteristics (Continued) Unless otherwise noted, limits printed in BOLD characters are guaranteed for VCC e 5.0V g5%, VBB e b5.0V g5%; TA e 0ŠC to 70ŠC by correlation with 100% electrical testing at TA e e 0V, f e 1.02 kHz, VIN e 0 dBm0, transmit input amplifier connected for unity gain non-inverting. Typical specified at VCC e 5.0V, VBB e b5.0V, TA e 25ŠC.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
ENVELOPE DELAY DISTORTION WITH FREQUENCY						
D _{XA}	Transmit Delay, Absolute	f = 1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f = 500 Hz–600 Hz		195	220	μs
		f = 600 Hz–800 Hz		120	145	μs
		f = 800 Hz–1000 Hz		50	75	μs
		f = 1000 Hz–1600 Hz		20	40	μs
		f = 1600 Hz–2600 Hz		55	75	μs
		f = 2600 Hz–2800 Hz f = 2800 Hz–3000 Hz		80 130	105 155	μs
D _{RA}	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f = 500 Hz–1000 Hz	–40	–25		μs
		f = 1000 Hz–1600 Hz	–30	–20		μs
		f = 1600 Hz–2600 Hz		70	90	μs
		f = 2600 Hz–2800 Hz		100	125	μs
		f = 2800 Hz–3000 Hz		145	175	μs
NOISE						
N _{XP}	Transmit Noise, P Message Weighted	XL3057W		–74	–67	dBm0p
N _{RP}	Receive Noise, P Message Weighted	PCM Code Equals Positive Zero — XL3057W		–82	–79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _{XI} ⁺ = 0 Vrms			–53	dBm0
PPSR _X	Positive Power Supply Rejection, Transmit	VF _{XI} ⁺ = –50 dBm0 V _{CC} = 5.0 V _{DC} + 100 mVrms f = 0 kHz–50 kHz (Note 2)	40			dB
NPSR _X	Negative Power Supply Rejection, Transmit	VF _{XI} ⁺ = –50 dBm0 V _{BB} = –5.0 V _{DC} + 100 mVrms f = 0 kHz–50 kHz (Note 2)	40			dB
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero V _{CC} = 5.0 V _{DC} + 100 mVrms Measure VF _{R0}				
		f = 0 Hz–4000 Hz	40			dB
		f = 4 kHz–25 kHz f = 25 kHz–50 kHz	40 36			dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero V _{BB} = –5.0 V _{DC} + 100 mVrms Measure VF _{R0}				
		f = 0 Hz–4000 Hz	40			dB
		f = 4 kHz–25 kHz f = 25 kHz–50 kHz	40 36			dB

Transmission Characteristics (Continued) Unless otherwise noted, limits printed in BOLD characters are guaranteed for VCC e 5.0V g5%, VBB e b5.0V g5%; TA e 0°C to 70°C by correlation with 100% electrical testing at TA e 0V, f e 1.02 kHz, VIN e 0 dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at VCC e 5.0V, VBB e b5.0V, TA e 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz to 3400 Hz Input PCM Code Applied at DR.			-30	dB
		4600 Hz-7600 Hz			-30	dB
		7600 Hz-8400 Hz			-40	dB
		8400 Hz-100,000 Hz			-30	dB
DISTORTION						
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method (Note 3) Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC dBC
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFD _R	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF _X ⁺ = -4 dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz-3400 Hz			-41	dB
CROSSTALK						
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f = 300 Hz-3400 Hz DR = Quiet PCM Code		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f = 300 Hz-3400 Hz, VF _X ^I = Multitone (Note 2)		-90	-70	dB

ENCODING FORMAT AT D_X OUTPUT

	XL3057W A-Law (Includes Even Bit Inversion)
V _{IN} (at GS _X) = + Full-Scale	1 0 1 0 1 0 1 0
V _{IN} (at GS _X) = 0V	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
V _{IN} (at GS _X) = - Full-Scale	0 0 1 0 1 0 1 0

Note 1: Measured by extrapolation from the distortion test result at -50 dBm0.

Note 2: PPSR_X, NPSR_X, and CT_{R-X} are measured with a -50 dBm0 activation signal applied to VF_X^I.

Note 3: Devices are measured using C message weighted filter for μ-Law and psophometric weighted filter for A-Law.

Applications Information

POWER SUPPLIES

While the pins of the XL3057W family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a “hot” socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}, as close to the device as possible.



For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus.

This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a XL3057W family CODEC/filter re-ceive output must drive a 600Ω load, but a peak swing lower than ±2.5V is required, the receive gain can be easily ad-justed by inserting a matched T-pad or π-pad at the output. Table II lists the required resistor values for 600Ω termina-tions. As these are generally non-standard values, the equa-tions can be used to compute the attenuation of the closestpractical set of resistors. It may be necessary to use un-equal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30dB return loss against 600Ω is obtained if the output imped-ance of the attenuator is in the range 282Ω to 319Ω (as-suming a perfect transformer).

T-Pad Attenuator



$$R3 = \sqrt{\frac{Z1 \cdot Z2}{2} \left(\frac{N^2 - 1}{N} \right)}$$


$$R3 = Z1 \left(\frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

Applications Information (Continued)


TABLE II. Attenuator Tables for Z1 = Z2 = 300Ω (All Values in Ω)

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	8.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6l	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Typical Synchronous Application



Note 1: XMIT gain = $20 \times \log \left(\frac{R1 + R2}{R2} \right)$ where $(R1 + R2) > 10 \text{ K}\Omega$.



以上信息仅供参考. 如需帮助联系客服人员. 谢谢 XINLUDA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Interface - Specialised category](#):

Click to view products by [XINLUDA manufacturer](#):

Other Similar products are found below :

[MC33975ATEKR2](#) [SP508EEF-L](#) [TDA8035HN/C2/S1J](#) [TDA8026ET/C3E](#) [TC358870XBG\(NOK\)](#) [MAX13175EETU+](#)
[MAX17841EVMINIQU#](#) [250375-4Z50-2](#) [NCN5120MNTWG](#) [C100N50Z4A](#) [SN65HVD63RGTT](#) [TDA8035HN/C1/S1J](#) [AD8192ACPZ-RL7](#)
[AD5700-1BCPZ-R5](#) [AD5700-1BCPZ-RL7](#) [ADV3003ACPZ](#) [ADV7511KSTZ](#) [LTC4332IUFD#PBF](#) [LTC4332HUFD#PBF](#)
[LTC4332CUFD#PBF](#) [MAX3814CHJ+T](#) [CH351Q](#) [MC33664ATL1EGR2](#) [XL1192D](#) [XD7135](#) [XR34350IL](#) [KTU1109EFAA-TR](#) [CH368L](#)
[CH7307C-DEF](#) [DS28CM00R-A00+T](#) [DS8500-JND+T&R](#) [MAX16054AZT+T](#) [MAX16545BGPF+](#) [MAX16550GPN+](#) [MAX16550AGPN+](#)
[MAX16550AGPN+T](#) [MAX96705AGTJ/V+](#) [MAX3816ACUE+](#) [MAX4886ETO+](#) [MAX14502AETL+](#) [SP331ET-L](#) [SP332CT-L](#) [SP338EER1-](#)
[L](#) [SP3508EF-L](#) [SP335EER1-L](#) [XR3160ECUTR-F](#) [XR3160EIUTR-F](#) [ATECC108A-MAHDA-T](#) [MAX3814CHJ+](#) [LPC47M182-NW](#)