

# XD3525 DIP16 XL3525Z SOP16窄体 XL3525K SOP16宽体

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO ± 1 %
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH
  - HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS

#### DESCRIPTION

The XD3525 series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to  $\pm$ 1 % and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the  $C_T$  and the discharge terminals provide a wide range of dead time ad- justment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuity and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitterfree operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The XD3525 output stage features NOR logic, giving a LOW output for an OFF state.

INV. INPUT	1	16	VREF			
N.I.INPUT	2	15	+۷i			
SYNC	3	14	OUTPUT B			
OSC. OUTPUT	4	13	۷ <sub>c</sub>	型号	封装	尺寸
с <sub>т</sub>	5	12	GROUND	XD3525	DIP16	18.70mm*6.23mm
RT	6	11	OUTPUT A	XL3525Z	SOP16窄体	9.97mm*3.93mm
DISCHARGE	7	10	SHUTDOWN	XL3525K	SOP16宽体	10.28mm*7.39mm
SOFT - START	8	9	COMP			
	L	XD3525				

#### ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vi	Supply Voltage	40	V
Vc	Collector Supply Voltage	40	V
losc	Oscillator Charging Current	5	mA
lo	Output Current, Source or Sink	500	mA
I <sub>R</sub>	Reference Output Current	50	mA
Ι <sub>Τ</sub>	Current through C <sub>T</sub> Terminal Logic Inputs Analog Inputs	5 – 0.3 to + 5.5 – 0.3 to V <sub>i</sub>	mA V V
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70 °C	1000	mW
Tj	Junction Temperature Range	– 55 to 150	°C
T <sub>stg</sub>	Storage Temperature Range	– 65 to 150	°C
T <sub>op</sub>	Operating Ambient Temperature : XD3525 XL3525Z	– 25 to 85 0 to 70	°C ℃

#### THERMAL DATA

Symbol	Parameter	SO16	DIP16	Unit
R <sub>th j-pins</sub>	Thermal Resistance Junction-pins Max		50	°C/W
R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient Max		80	°C/W
R <sub>th</sub> j-alumina	Thermal Resistance Junction-alumina (*) Max	50		°C/W

\* Thermal resistance junction-alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 × 20 mm; 0.65 mm thickness with infinite heatsink.

# **BLOCK DIAGRAM**



### **ELECTRICAL CHARACTERISTICS**

(V# i = 20 V), and over operating temperature, unless otherwise specified)

Oursels al	Demonster	Test Conditions		XD352	5	)	(L3525	Z/K	Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
REFEREN	CE SECTION								•
$V_{REF}$	Output Voltage	T <sub>j</sub> = 25 °C	5.05	5.1	5.15	5	5.1	5.2	V
$\Delta V_{REF}$	Line Regulation	V <sub>i</sub> = 8 to 35 V		10	20		10	20	mV
$\Delta V_{REF}$	Load Regulation	$I_{L} = 0$ to 20 mA		20	50		20	50	mV
$\Delta V_{REF} / \Delta T^*$	Temp. Stability	Over Operating Range		20	50		20	50	mV
*	Total Output Variation	Line, Load and Temperature	5		5.2	4.95		5.25	V
	Short Circuit Current	V <sub>REF</sub> = 0 T <sub>j</sub> = 25 °C		80	100		80	100	mA
*	Output Noise Voltage	10 Hz ≤f ≤ 10 kHz, Tj = 25 °C		40	200		40	200	μVrms
$\Delta V_{REF}^{*}$	Long Term Stability	T <sub>j</sub> = 125 °C, 1000 hrs		20	50		20	50	mV
OSCILLAT	OR SECTION * *								
*, ●	Initial Accuracy	T <sub>j</sub> = 25 °C		± 2	± 6		± 2	± 6	%
*, ●	Voltage Stability	V <sub>i</sub> = 8 to 35 V		± 0.3	± 1		± 1	± 2	%
$\Delta f / \Delta T^*$	Temperature Stability	Over Operating Range		± 3	± 6		± 3	± 6	%
f <sub>MIN</sub>	Minimum Frequency	$R_T = 200 \text{ K}\Omega \text{ C}_T = 0.1 \mu\text{F}$			120			120	Hz
f <sub>MAX</sub>	Maximum Frequency	$R_{T} = 2 K\Omega C_{T} = 470 pF$	400			400			KHz
	Current Mirror	I <sub>RT</sub> = 2 mA	1.7	2	2.2	1.7	2	2.2	mA
*, ●	Clock Amplitude		3	3.5		3	3.5		V
*, ●	Clock Width	T <sub>j</sub> = 25 °C	0.3	0.5	1	0.3	0.5	1	μs
	Sync Threshold		1.2	2	2.8	1.2	2	2.8	V
	Sync Input Current	Sync Voltage = 3.5 V		1	2.5		1	2.5	mA
ERROR A	MPLIFIER SECTION (Vcr	<sub>M</sub> = 5.1 V)		-			-		
Vos	Input Offset Voltage			0.5	5		2	10	mV
l <sub>b</sub>	Input Bias Current			1	10		1	10	μΑ
l <sub>os</sub>	Input Offset Current				1			1	μA
	DC Open Loop Gain	$R_L \ge 10 \ M\Omega$	60	75		60	75		dB
*	Gain Bandwidth Product	$G_v = 0 \text{ dB}$ $T_j = 25 \text{ °C}$	1	2		1	2		MHz
*,∎	DC Transconduct.	$\begin{array}{l} 30 \ K\Omega \leq R_L \leq 1 \ M\Omega \\ T_j = 25 \ ^\circ C \end{array}$	1.1	1.5		1.1	1.5		ms
	Output Low Level			0.2	0.5		0.2	0.5	V
	Output High Level		3.8	5.6		3.8	5.6		V
CMR	Comm. Mode Reject.	$V_{CM}$ = 1.5 to 5.2 V	60	75		60	75		dB
PSR	Supply Voltage Rejection	$V_i = 8 \text{ to } 35 \text{ V}$	50	60		50	60		dB

Symbol	Parameter	Test Conditions		XD352	5	XL3525Z/K			Unit
Symbol	Farameter	Mi		Тур.	Max.	Min.	Тур.	Max.	Unit
PWM CO	MPARATOR					-			
	Minimum Duty-cycle				0			0	%
•	Maximum Duty-cycle		45	49		45	49		%
•	Input Threshold	Zero Duty-cycle	0.7	0.9		0.7	0.9		V
		Maximum Duty-cycle		3.3	3.6		3.3	3.6	V
*	Input Bias Current			0.05	1		0.05	1	μA
SHUTDO	WN SECTION								
	Soft Start Current	$V_{SD}$ = 0 V, $V_{SS}$ = 0 V	25	50	80	25	50	80	μA
	Soft Start Low Level	V <sub>SD</sub> = 2.5 V		0.4	0.7		0.4	0.7	V
	Shutdown Threshold	To outputs, $V_{SS} = 5.1 \text{ V}$ T <sub>j</sub> = 25 °C	0.6	0.8	1	0.6	0.8	1	V
	Shutdown Input Current	V <sub>SD</sub> = 2.5 V		0.4	1		0.4	1	mA
*	Shutdown Delay	$V_{SD}$ = 2.5 V T <sub>j</sub> = 25 °C		0.2	0.5		0.2	0.5	μs
OUTPUT	DRIVERS (each output) (	V <sub>C</sub> = 20 V)							
	Output Low Level	I <sub>sink</sub> = 20 mA		0.2	0.4		0.2	0.4	V
		I <sub>sink</sub> = 100 mA		1	2		1	2	V
	Output High Level	I <sub>source</sub> = 20 mA	18	19		18	19		V
		I <sub>source</sub> = 100 mA	17	18		17	18		V
	Under-Voltage Lockout	$V_{comp}$ and $V_{ss}$ = High	6	7	8	6	7	8	V
Ιc	Collector Leakage	V <sub>C</sub> = 35 V			200			200	μΑ
t <sub>r</sub> *	Rise Time	$C_L = 1 \text{ nF}, T_j = 25 ^\circ\text{C}$		100	600		100	600	ns
t <sub>f</sub> *	Fall Time	C <sub>L</sub> = 1 nF, T <sub>j</sub> = 25 °C		50	300		50	300	ns
TOTAL S	TANDBY CURRENT								
ls	Supply Current	V <sub>i</sub> = 35 V		14	20		14	20	mA

### ELECTRICAL CHARACTERISTICS (continued)


\* These parameters, although guaranteed over the recommended operating conditions, are not 100 % tested in production.

• Tested at  $f_{osc} = 40$  KHz (R<sub>T</sub> = 3.6 K $\Omega$ , C<sub>T</sub> = 10nF, R<sub>D</sub> = 0  $\Omega$ ). Approximate oscillator frequency is defined by :

$$f = \frac{1}{C_{T}(0.7 R_{T} + 3 R_{D})}$$

■ DC transconductance ( $g_M$ ) relates to DC open-loop voltage gain ( $G_v$ ) according to the following equation :  $G_v = g_M R_L$  where  $R_L$  is the resistance from pin 9 to ground. The minimum  $g_M$  specification is used to calculate minimum  $G_v$  when the error amplifier output is loaded.


# **TEST CIRCUIT**





#### **RECOMMENDED OPERATING CONDITIONS (•)**


Parameter	Value
Input Voltage (V <sub>i</sub> )	8 to 35 V
Collector Supply Voltage (V <sub>C</sub> )	4.5 to 35 V
Sink/Source Load Current (steady state)	0 to 100 mA
Sink/Source Load Current (peak)	0 to 400 mA
Reference Load Current	0 to 20 mA
Oscillator Frequency Range	100 Hz to 400 KHz
Oscillator Timing Resistor	2 KΩ to 150 KΩ
Oscillator Timing Capacitor	0.001 μF to 0.1 μF
Dead Time Resistor Range	0 to 500 Ω

(•) Range over which the device is functional and parameter limits are guaranteed.

















Figure 4 : Error Amplifier Voltage Gain and Phase vs. Frequency.







#### PRINCIPLES OF OPERATION

SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of  $100 \,\mu$ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions : the PWM latch is immediately set providing the fastest turn-off signal to the outputs ; and a 150  $\mu A$  current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.









Figure 7 : Output Circuit (1/2 circuit shown).






For single-ended supplies, the driver outputs are grounded. The  $V_C$  terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 10.




The low source impedance of the output drivers provides rapid charging of Power Mos input capacitance while minimizing external components. Figure 9.




In conventional push-pull bipolar designs, forward base drive is controlled by  $R_1 - R_3$ . Rapid turn-off times for the power devices are achieved with speed-up capacitors  $C_1$  and  $C_2$ .





Low power transformers can be driven directly. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.

DIP




- NOTES:
- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. DOINDED COODERED ODTIONAL

- 5. ROUNDED CORNERS OPTIONAL.

INC	HES	MILLIMETERS			
MIN	MAX	MIN	MAX		
0.740	0.770	18.80	19.55		
0.250	0.270	6.35	6.85		
0.145	0.175	3.69	4.44		
0.015	0.021	0.39	0.53		
0.040	0.70	1.02	1.77		
0.100	BSC	2.54 BSC			
0.050	BSC	1.27 BSC			
0.008	0.015	0.21	0.38		
0.110	0.130	2.80	3.30		
0.295	0.305	7.50	7.74		
0°	10°	0°	10°		
0.020	0.040	0.51	1.01		
	MIN 0.740 0.250 0.145 0.015 0.040 0.100 0.050 0.008 0.110 0.295 0.°	0.740 0.770   0.250 0.270   0.145 0.175   0.015 0.021   0.040 0.70   0.100 BSC 0.056 BSC   0.008 0.015   0.110 0.305   0.110 0.305   0.295 0.305   0 ° 10 °	MIN MAX MIN   0.740 0.770 18.80   0.250 0.270 6.35   0.145 0.175 3.69   0.015 0.021 0.39   0.040 0.70 1.02   0.100 BSC 2.54   0.050 BSC 1.27   0.008 0.015 0.211   0.110 0.130 2.80   0.295 0.305 7.50   0.9 10° 0°		


SOP16宽体





- NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

MATERIAL CONDITION.

	MILLIMETERS						
DIM	MIN	MAX					
Α	2.35	2.65					
A1	0.10	0.25					
B	0.35	0.49					
С	0.23	0.32					
D	10.15	10.45					
E	7.40	7.60					
0	1.27	BSC					
H	10.05	10.55					
h	0.25	0.75					
L	0.50	0.90					
q	0 *	7 °					







SOP16窄体

DIM.		mm			inch	
2111.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45' (	typ.)		
D (1)	9.8		10	0.386		0.394
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		8.89			0.350	
F (1)	3.8		4	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.4		1.27	0.016		0.050
м			0.62			0.024
S			8 <b>*</b> (m	nax.)		

以上信息仅供参考.如需帮助联系客服人员。谢谢 XINLUDA

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Controllers category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below :

LV5065VB-TLM-H LV5066V-TLM-H LV5725JAZ-AH 633888R MP2908AGF AZ7500EP-E1 NCP1012AP133G NCP1217P133G NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP1587GDR2G NCP6153MNTWG NCP81005MNTWG NCP81101BMNTXG NCP81205MNTXG HV9123NG-G-M934 IR35207MTRPBF ISL6367HIRZ CAT874-80ULGT3 SJ6522AG SJE6600 TLE63893GV50XUMA1 IR35215MTRPBF SG3845DM NCP1216P133G NCP1236DD65R2G NCP1247BD100R2G NCP1250BP65G NCP4202MNR2G NCP4204MNTXG NCP6132AMNR2G NCP81141MNTXG NCP81142MNTXG NCP81172MNTXG NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UC3845ADM UBA2051C IR35201MTRPBF MAX8778ETJ+ MAX17500AAUB+T MAX17411GTM+T MAX16933ATIR/V+ NCP1010AP130G NCP1063AD100R2G NCP1216AP133G NCP1217AP100G