

CMOS Analog Multiplexers/Demultiplexers

High-Voltage Types (20-Volt Rating)

XL4067 — Single 16-Channel Multiplexer/Demultiplexer XD4067 — Differential 8-Channel Multiplexer/Demultiplexer

XL4067 and XD4067 CMOS

analog multiplexers/demultiplexers* are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The XL4067 is a 16-channel multiplexer with four binary control inputs, A,B,C,D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

The XL4067 is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an inhibit input. The inputs permit selection of one of eight pairs of switches.

A logic "1" present at the inhibit input turns all channels off.

The XL4067 and XD4067 types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

*When these devices are used as demultiplexers, the channel in/out terminals are the outputs and the common out/in terminals are the inputs.

Recommended Operating Conditions at T_A = 25°C (Unless Otherwise Specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges. Values shown apply to all types except as noted.

Characteristic	Min.	Max.	Units	
Supply-Voltage Range (T _A =Full Package- Temp. Range)	3	18	٧	
Multiplexer Switch Input Current Capability	-	25	mA	
Output Load Resistance	100	-	Ω	

NOTE:


In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART) No VDD current will flow through RL if the switch current flows into terminal 1 on the XL4067; terminals 1 and 17 on the XD4067.


Features:


- Low ON resistance: 125Ω (typ) over 15
 Vp-p signal-input range for VDD-VSS=15V
- High OFF resistance: channel leakage of ±10pA(typ)@VDD-VSS=10V
- Matched switch characteristics: RON=5Ω (typ) for VDD-VSS=15V
- Very low quiescent power disspation under all digital-control input and supply conditions: 0.2μW(typ)@VDD-VSS=10V
- Binary address decoding onn chip
- 5-V,10-V and 15-V paranetric ratings
- 100% tested for quiescent current at 20V
- Standardized symmetrical output characteristics
- Maximum input current of 1µA at 18V over full package temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC tentative Standard NO.13B, "standard Specifications for Description of 'b' Series CMOS Devices"


Applications

- Analong and digital multiplexing and demultiplexing
- A/D and D/A conversion
- Signal gating









XL4067 TRUTH TABLE

A	В	С	D	Inh	Selected Channel
X	X	х	х	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	,	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

Fig. 2-XD4067 functional diagram

XD4067 TRUTH TABLE

A	В	С	Inh	Selected Channel
х	х	х	1	None
0	0	0	0	OX, OY
1	0	0	0	1X, 1Y
0	1	0	0	2X, 2Y
1	1	0	0	3X, 3Y
0	0	1	0	4X, 4Y
1	0	1	0	5X, 5Y
0	1	1	0	6X, 6Y
1	1	1	0	7X, 7Y

ELECTRICAL CHARACTERISTICS

CHARAC TERISTIC		CONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C						S (°C)	Units
	V _{is}	V _{SS}	V _{DD}	-55	-40	+85	+125	Min.	+25	Max.	1
SIGNAL INF		Vis) AND OUT	PUTS (V _{OS})			L	iviin.	Тур.	IVIax.	
Quiescent			5	5	5	150	150		0.04	5	_
Device Cur			10	10	10	300	300	-	0.04	10	μΑ.
rent, IDD			15	20	20	600	600	_	0.04	20	1 "ົ
Max.			20	100	100	3000	3000		0.08	100	1
ON-state Re											
sistance			_	000				1			Į
V _{SS} ≤		0	5	800	850	1200	1300	-	470	1050	1
V _{is} ≤V _{DD} r _{on} Max.		0	10	310	330	520	550	-	180	400	Ω
Change in		0	15	200	210	300	320	-	125	240	-
on-state Resistance (Between Any Two		0	5	Į.	_	_	_		15	_	
Channels)		0	10		_	-		-	10	_	Ω
Δr _{on}		0	15		_	_		_	5	-	1
nel Leak- age Cur- rent: Any Channel OFF Max. or All Chan- nels OFF (Common OUT/IN) Max. Capacitance:		0	18	±ŧ	00*	±100	0*	_	±0.1	±100*	nA
Input, Cis				-	-	_	-	-	5	-	
Output, C _{os} XL4067 XD4067 Feed- through, C _{ios}		-5	5		-		-	-	55 35 0.2		pF
										<u> </u>	-
Propaga- tion Delay	V	R _L = 200 KΩ	5		_	_	1	_	30	60	
Time (Sig-	VDD.	C _L =50 pF	10	_			-	-	15	30	ns
nal Input to Output	JL	t _r ,t _f =20 ns	15	-	-	-	-	-	10	20	
CONTROL	(ADDI	RESS or INHIB	T) VC								
		R _L =1 KΩ	5		1.5	i	•	Γ-	<u> </u>	1.5	
Input Low Voltage,	}	to Voc	10		3			=			1
Voltage, V _{IL} Max.	=VDD	I _{1S} <2 μA	-					_		3	1
	thru	on all OFF	15		4			-		4	V
Input High Voltage,	1 ΚΩ	Channels	5		3.5			3.5	_	-	
Voltage, V _{IH} Min.			10		7			7			
117		l .	15		11			11	T -	-	1

^{*} Determined by minimum feasible leakage measurement for automatic testing.




Fig. 3—Typical ON resistance vs. input signal voltage (all types).




Fig. 4—Typical ON resistance vs. input signal voltage (all types)




Fig. 5—Typical ON resistance vs. input signal voltage (all types).





Fig. 6—Typical ON resistance vs. input signal voltage (all types).

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARAC- TERISTIC	CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C')						Units
	Vis	VSS	V _{DD}	-55	-40	+85	+125	+25			
	(V)	(V)	(V)					Min.	Тур.	Max.	
Input Current, I _{IN} Max.	V _{IN} = 0, 18 V 18			±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μΑ
Propagation Delay Time: Address or	Delay Time: 50 pF t- te=20 ps										
Inhibit-to-		0	5	-			-	_	325	650	
Signal OUT (Channel		0	10		-	-	-	_	135	270	ns
turning ON)		0	15	-	_	_	-		95	190	L
Address or Inhibit-to-	RL=30 50pF,t _l										
Signal OUT		0	5] -	_	'	-		220	440	
(Channel turning		0	10	_	-		-	_	90	180	ns
OFF)		0	15	-	-	-	_	_	65	130	
Input Capaci- tance, C _{IN}	Any Ad Inhibit			-	_	-	5	7.5	pF		

TEST CIRCUITS






Fig. 7-OFF channel leakage current-any channel OFF.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal)

.-0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS

.-0.5V to V_{DD} +0.5V

DC INPUT CURRENT, ANY ONE INPUT

.±10mA

POWER DISSIPATION PER PACKAGE (P_{D}):

For T_{A} = -55°C to +100°C

.500mW

For T_{A} = +100°C to +125°C

.Derate Linearity at 12mW/°C to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_{A} = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

.100mW

OPERATING-TEMPERATURE RANGE (T_{A})

.55°C to +125°C

STORAGE TEMPERATURE RANGE (T_{A})

.65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

.255°C




Fig. 8—Input voltage—measure <2 μA on all OFF channels (e.g., channel 12).




Fig. 9-OFF channel leakage current-all channels OFF.

92CS-27335

ELECTRICAL CHARACTERISTICS (Cont'd)

	TEST CONDITIONS								
CHARAC- TERISTIC	V _{is} (V)	V _{DD} (V)	R _L (KΩ)				VALUES	UNITS	
Cutoff	5 •	10	1						
(-3-dB) Frequency				V at Co	mmon OUT/IN	XL4067	14		
Channel ON	20 100	$\frac{V_{os}}{V_{is}} = -3$	3 dB			XD4067	20	MHz	
(Sine Wave Input)	20 log	Vis		V _{OS} at Any Channel			60	IVIHZ	
Total	2.	5					0.3		
Harmonic	3.	10	10				0.2		
Distortion, THD	5 [•]	15					0.12	%	
		k'Hz sine	wave						
-40-dB	5 °	10	1						
Feedthrough		V		V _{aa} at Co	mmon OUT/IN	XL4067	20		
Frequency (All Channels	$20 \log \frac{V_{OS}}{V_{is}} = -40 \text{ dB}$			XD4067			12	MHz	
OFF	Vis			V _{os} at An	y Channel	8			
	5 [•]	10	1						
Signal Cross-				Between A	Any 2 Channels [♠]	1			
talk (Fre-	$20 \log \frac{V_{os}}{V_{is}} = -40 \text{ dB}$		Between Sections CD4097 Only Measured on Common Measured on Any Channel			10			
quency at -40 dB)	$20 \log \frac{v_{os}}{v_{is}} = -40 \text{ dB}$					18	MHz		
	-	10	10*						
Address-or- Inhibit-to- Signal Crosstalk	AC=A), t _r ,t _f =2 DD ^{-V} S e Wave)					75	mV (Peak)	







Fig. 10- Quiescent device current.


Peak-to-peak voltage symmetrical about $\frac{V_{DD}-V_{SS}}{2}$


- Worst case.
- * Both ends of channel.

















Fig. 13- Channel ON resistance measurement circuit.

Fig. 14- Propagation de/ay waveform channel being turned ON (R_L = 10 K Ω , C_L = 50 pF).

Fig. 15- Propagation delay waveform, channel being turned OFF (R_L = 300 Ω , $C_L = 50 pF$).




Fig. 17-XD4067logic diagram.




Fig. 18-24-to-1 MUX Addressing

SPECIAL CONSIDERATIONS


In applications where separate power sources are used to drive VDD and the signal inputs, the VDD current capability should exceed VDD/RL (RL=effective external load). This provision avoids permanent current flow or clamp action on the VDD supply when power is applied or removed from the XL4067 or XD4067.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.


The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at V_{DD} - V_{SS} =10 V, a 100-pF

capacitor connected to the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than $1-2 \mu s$. When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART). No VDD current will flow through RL if the switch current flows into terminal 1 on the XL4067, terminals 1 and 17 on the XD4067.



Dimensions and pad layout for XL4067.



Dimensions and pad layout for XD4067.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switch ICs - Various category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below:

BCM56226B0IPBG LC824206XA-VH 80HCPS1432RM FSA806UMX BCM56152A0IFSBLG 80HCPS1432CHMHI MAX4936ACTO+
80HSPS1616CHMGI NL3S325FCT2G BCM56152A0KFSBLG BCM56150A0KFSBLG BCM56024B0KPBG CPC7583BA NC7SZ157P6X
ACST12-7CG-TR FSA9280AUMX MAX14626ETT+T NL7SZ19DFT2G SRC0CS25D MAX14808ETK MAX4937CTN+ DG2788ADNT1-GE4 DGQ2788AEN-T1-GE4 LTC6943IGN#PBF MCZ33999EKR2 LTC1471CS#PBF LTC1472CS#PBF LTC1043CSW#PBF
PI4MSD5V9548ALEX NCX8200UKZ LTC6943HGN#PBF PI3CH480QE HT1204 89H48T12G2ZCBLG PI3C3245QE ADG409BRZREEL7 ADG5462FBRUZ-RL7 ADN4604ASVZ LTC1043CN LTC1043CN#PBF LTC1470ES8#PBF PI4MSD5V9548AZDEX AP22802FMG-7 AZV5001RA4-7 PI3B3253QEX PI3CH480QEX 74HC4053N 74HC139N 74HC138N XD74LS138