


- **Very Low Power Consumption . . . 2 mW**
Typ at $V_{DD} = 5\text{ V}$
- **Capable of Operation in Astable Mode**
- **CMOS Output Capable of Swinging Rail to Rail**
- **High Output-Current Capability**
Sink 100 mA Typ
Source 10 mA Typ
- **Output Fully Compatible With CMOS, TTL, and MOS**
- **Low Supply Current Reduces Spikes During Output Transitions**
- **Single-Supply Operation From 2 V to 15 V**



description

The XDXL/556 series are monolithic timing circuits fabricated using the T1 LinCMOS™ process, which provides full compatibility with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Accurate time delays and oscillations are possible with smaller, Power consumption is low across the full range of power supply voltages. the XDXL/556 has a trigger level approximately one-third of the supply voltage and a threshold level approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal and ground. While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the XDXL/556 exhibits greatly reduced supply-current spikes during output transitions. These devices have internal electrostatic-discharge (ESD) protection circuits that prevent catastrophic failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance. All unused inputs should be tied to an appropriate logic level to prevent false triggering. The XDXL/556 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS


T _A RANGE	V _{DD} RANGE	PACKAGE			
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	2 V to 18 V	XL556			XD556

FUNCTION TABLE

RESET VOLTAGE†	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
< MIN	Irrelevant	Irrelevant	L	On
> MAX	< MIN	Irrelevant	H	Off
>MAX	>MAX	>MAX	L	On
> MAX	> MAX	< MIN	As previously established	

† For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.


functional block diagram (each timer)



RESET can override TRIG and THRES.
TRIG can override THRES.

Pin numbers shown are for the D, J, or N packages.

FUNCTIONAL BLOCK DIAGRAM (EACH TIMER)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

		XDXL/556
Supply voltage, V_{DD} (see Note 1)		18
Input voltage range, V_I		-0.3 to V_{DD}
Sink current, discharge or output		150
Source current, output		15
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature range		0 to 70
Storage temperature range		-65 to 150
Case temperature for 60 seconds	FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package	260

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/ $^\circ\text{C}$	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW	598 mW	N/A

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	15	V
Operating free-air temperature range, T_A	XDXL/556	0	70	$^\circ\text{C}$

electrical characteristics at specified free-air temperature, $V_{DD} = 2\text{ V}$ for TLC556C, $V_{DD} = 3\text{ V}$ for XDXL/556

PARAMETER	TEST CONDITIONS	T_A †	XDXL/556		
			MIN	TYP	MAX
V_{IT} Input threshold voltage		25°C	0.95	1.33	1.65
		Full range	0.85		1.75
Threshold current		25°C		10	
		MAX		75	
$V_{(trigger)}$ Trigger voltage		25°C	0.4	0.67	0.95
		Full range	0.3		1.05
$I_{(trigger)}$ Trigger current		25°C		10	
		MAX		75	
$V_{(reset)}$ Reset voltage		25°C	0.4	1.1	1.5
		Full range	0.3		1.8
$I_{(reset)}$ Reset current		25°C		10	
		MAX		75	
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%		
Discharge switch on-state voltage	$I_{OL} = 1\text{ mA}$	25°C		0.04	0.2
		Full range			0.25
Discharge switch off-state current		25°C		0.1	
		MAX		0.5	
V_{OH} High-level output voltage	$I_{OH} = -300\text{ }\mu\text{A}$	25°C	1.5	1.9	
		Full range	1.5		
V_{OL} Low-level output voltage	$I_{OL} = 1\text{ mA}$	25°C		0.07	0.3
		Full range			0.35
I_{DD} Supply current	See Note 2	25°C		130	500
		Full range			800

† Full range is 0°C to 70°C for XDXL/556

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	XDXL/556			UNIT
			MIN	TYP	MAX	
V_{IT} Input threshold voltage		25°C	2.8	3.3	3.8	V
		Full range	2.7		3.9	
Threshold current		25°C	10		pA	
		MAX	75			
$V_{(trigger)}$ Trigger voltage		25°C	1.36	1.66	1.96	V
		Full range	1.26	2.06		
$I_{(trigger)}$ Trigger current		25°C	10		pA	
		MAX	75			
$V_{(reset)}$ Reset voltage		25°C	0.4	1.1	1.5	V
		Full range	0.3	1.8		
$I_{(reset)}$ Reset current		25°C	10		pA	
		MAX	75			
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			
Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$	25°C	0.15	0.5	V	
		Full range	0.6			
Discharge switch off-state current		25°C	0.1		nA	
		MAX	0.5			
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	4.1	4.8	V	
		Full range	4.1			
V_{OL} Low-level output voltage	$I_{OL} = 8\text{ mA}$	25°C	0.21	0.4	V	
		Full range	0.5			
	$I_{OL} = 5\text{ mA}$	25°C	0.13	0.3		
		Full range	0.4			
	$I_{OL} = 3.2\text{ mA}$	25°C	0.08	0.3		
		Full range	0.35			
I_{DD} Supply current	See Note 2	25°C	340	700	μA	
		Full range	1000			

† Full range is 0°C to 70°C for XDXL/556

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

electrical characteristics at specified free-air temperature, $V_{DD} = 15\text{ V}$

PARAMETER		TEST CONDITIONS	T_A^\dagger	XDXL/556			UNIT
				MIN	TYP	MAX	
V_{IT}	Input threshold voltage		25°C	9.45	10	10.55	V
			Full range	9.35		10.65	
	Threshold current		25°C	10			pA
			MAX	75			
$V_{(trigger)}$	Trigger voltage		25°C	4.65	5	5.35	V
			Full range	4.55		5.45	
$I_{(trigger)}$	Trigger current		25°C	10			pA
			MAX	75			
$V_{(reset)}$	Reset voltage		25°C	0.4	1.1	1.5	V
			Full range	0.3		1.8	
$I_{(reset)}$	Reset current		25°C	10			pA
			MAX	75			
	Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			
	Discharge switch on-state voltage	$I_{OL} = 100\text{ mA}$	25°C	0.8	1.7		V
			Full range			1.8	
	Discharge switch off-state current		25°C	0.1			nA
			MAX	0.5			
V_{OH}	High-level output voltage	$I_{OH} = -10\text{ mA}$	25°C	12.5	14.2		V
			Full range	12.5			
		$I_{OH} = -5\text{ mA}$	25°C	13.5	14.6		
			Full range	13.5			
		$I_{OH} = -1\text{ mA}$	25°C	14.2	14.9		
			Full range	14.2			
V_{OL}	Low-level output voltage	$I_{OL} = 100\text{ mA}$	25°C	1.28	3.2		V
			Full range			3.6	
		$I_{OL} = 50\text{ mA}$	25°C	0.63	1		
			Full range			1.3	
		$I_{OL} = 10\text{ mA}$	25°C	0.12	0.3		
			Full range			0.4	
I_{DD}	Supply current	See Note 2	25°C	0.72	1.2		mA
			Full range			1.6	

† Full range is 0°C to 70°C for XDXL/556.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

electrical characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT}	Input threshold voltage		2.8	3.3	3.8	V
	Threshold current			10		pA
$V(\text{trigger})$	Trigger voltage		1.36	1.66	1.96	V
$I(\text{trigger})$	Trigger current			10		pA
$V(\text{reset})$	Reset voltage		0.4	1.1	1.5	V
$I(\text{reset})$	Reset current			10		pA
	Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$		0.15	0.5	V
	Discharge switch off-state current			0.1		nA
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	4.1	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$		0.21	0.4	V
		$I_{OL} = 5\text{ mA}$		0.13	0.3	
		$I_{OL} = 2.1\text{ mA}$		0.08	0.3	
I_{DD}	Supply current	See Note 2		3.40	700	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Initial error of timing interval †	$V_{DD} = 5\text{ V to }15\text{ V}$, $R_A = R_B = 1\text{ k}\Omega\text{ to }100\text{ k}\Omega$		1%	3%	
	Supply voltage sensitivity of timing interval	$C_T = 0.1\text{ }\mu\text{F}$, See Note 3		0.1	0.5	%/V
t_r	Output pulse rise time	$R_L = 10\text{ M}\Omega$, $C_L = 10\text{ pF}$		20	75	ns
t_f	Output pulse fall time			15	60	
f_{max}	Maximum frequency in astable mode	$R_A = 470\text{ }\Omega$, $C_T = 200\text{ pF}$, $R_B = 200\text{ }\Omega$, See Note 3	1.2	2.1		MHz

† Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3: R_A , R_B , and C_T are as defined in Figure 3.

TYPICAL CHARACTERISTICS

DISCHARGE SWITCH ON-STATE RESISTANCE
vs
FREE-AIR TEMPERATURE





Figure 1

PROPAGATION DELAY TIMES (TO DISCHARGE
OUTPUT FROM TRIGGER AND THRESHOLD
SHORTED TOGETHER)
vs
SUPPLY VOLTAGE



‡ The effects of the load resistance on these values must be taken into account separately.

Figure 2

APPLICATION INFORMATION




Figure 3. Astable Operation

Connecting the trigger input to the threshold input, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C_T charges through R_A and R_B to the threshold voltage level (approximately $0.67 V_{DD}$) and then discharges through R_B only to the value of the trigger voltage level (approximately $0.33 V_{DD}$). The output is high during the charging cycle (t_H) and low during the discharge cycle (t_L). The duty cycle is controlled by the values of R_A , and R_B , and C_T , as shown in the equations below.

$$t_H \approx C_T (R_A + R_B) \ln 2 \quad (\ln 2 = 0.693)$$

$$t_L \approx C_T R_B \ln 2$$

$$\text{Period} = t_H + t_L \approx C_T (R_A + 2R_B) \ln 2$$

$$\text{Output driver duty cycle} = \frac{t_L}{t_H + t_L} \approx 1 - \frac{R_B}{R_A + 2R_B}$$

$$\text{Output waveform duty cycle} = \frac{t_H}{t_H + t_L} \approx \frac{R_B}{R_A + 2R_B}$$

The $0.1\text{-}\mu\text{F}$ capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay from the trigger and threshold inputs to the discharge output. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the discharge output resistance r_{on} adds to R_B to provide another source of error in the calculation when R_B is very low or r_{on} is very high.

The equations below provide better agreement with measured values.

$$t_H = C_T (R_A + R_B) \ln \left[3 - \exp\left(\frac{-t_{PLH}}{C_T (R_B + r_{on})}\right) \right] + t_{PHL}$$

$$t_L = C_T (R_B + r_{on}) \ln \left[3 - \exp\left(\frac{-t_{PHL}}{C_T (R_A + R_B)}\right) \right] + t_{PLH}$$


APPLICATION INFORMATION

The preceding equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between $\ln 2$ at low frequencies and $\ln 3$ at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted with good results. Duty cycles less than 50% $\frac{t_H}{t_H + t_L}$ will require that $\frac{t_H}{t_L} < 1$ and possibly $R_A \leq r_{on}$. These conditions can be difficult to obtain.

In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500- μ A bias provides good results.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



以上信息仅供参考. 如需帮助联系客服人员. 谢谢 XINLUDA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Timers & Support Products](#) category:

Click to view products by [XINLUDA](#) manufacturer:

Other Similar products are found below :

[NLV14541BDR2G](#) [MIC1557YD5-TR](#) [Z84C3010AEG](#) [MIC1555YMU-TR](#) [NLV14541BDG](#) [MAX7375AXR365+T](#) [MIC1555YD5-TR](#)
[PT8A2515TAEX](#) [PT8A2514APE](#) [S-35710M01I-E8T3U](#) [LTC6992CDCB-2#TRMPBF](#) [SY87700ALZG](#) [LM555CM](#) [LMC555CM](#)
[FT8010UMX](#) [FTL11639UCX](#) [MAX809TEUR+](#) [MAX809MEUR+](#) [MAX7375AXR185+T](#) [MAX7375AXR105+T](#) [MAX3634ETM+](#)
[FTL75939UCX](#) [NA555S-13](#) [NB7N017MMNG](#) [NJM555D](#) [82P33731ABAG](#) [TLC555MJG](#) [MAX7375AXR405+T](#) [Z84C3006PEG](#) [SA555S-](#)
[13](#) [MAX7375AXR805T](#) [IS82C54-10Z96](#) [SY87701ALHG](#) [MCP130-475HI/TO](#) [S-1410G28-K8T2U4](#) [VSC8115XYA-05-T](#) [VSC8115XYA-](#)
[06-T](#) [LTC6992CS6-3#TRMPBF](#) [NLV14541BDTR2G](#) [636058D](#) [S-1410H30-K8T2U4](#) [S-35710C01I-K8T2U](#) [S-35770E01I-K8T2U](#) [S-](#)
[35720C01I-K8T2U](#) [S-35720C02I-K8T2U](#) [S-35730C01I-K8T2U](#) [S-35740C01I-K8T2U](#) [ALD1502SAL](#) [ALD2502SBL](#) [ALD4501PEL](#)