

1. DESCRIPTION

The XD/XL74HC597 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from storage) and clear inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. FEATURES

- Input levels:

For XD/XL74HC597: CMOS level

8-bit parallel storage register inputs

Shift register has direct overriding load and clear

- Three kind of available packages:

SOP16 (XL74HC597)

TSSOP16 (XL74HC597-TS)


DIP16 (XD74HC597)

- ESD protection:

HBM EIA/JESD22-A114F exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V

3. PIN CONFIGURATIONS AND FUNCTIONS



Pin description

Symbol	Pin	Description
GND	8	ground (0 V)
Q	9	serial data output
MR	10	asynchronous master reset input (active LOW)
SHCP	11	shift register clock input (LOW-to-HIGH, edge-triggered)
STCP	12	storage register clock input (LOW-to-HIGH, edge-triggered)
PL	13	parallel load input (active LOW)
DS	14	serial data input
D0, D1, D2, D3, D4, D5, D6, D7	15, 1, 2, 3, 4, 5, 6, 7	parallel data inputs
V _{CC}	16	supply voltage

4. FUNCTIONAL DIAGRAM




Fig 4-1. Functional diagram




Fig 4-2. Logic symbol




Fig 4-3. IEC Logic symbol




Fig 4-4. Logic diagram

5. FUNCTIONAL DESCRIPTION

Table 5-1. function table

Inputs				Function
STCP	SHCP	PL	MR	
↑	X	X	X	data loaded to input latches
↑	X	L	H	data loaded from inputs to shift register
no clock edge	X	L	H	data transferred from input flip-flops to shift register
X	X	L	L	invalid logic, state of shift register is indeterminate when signals removed
X	X	H	L	shift register cleared
X	↑	H	H	shift register clocked $Q_n = Q_{n-1}$, $Q_0 = DS$

[1] H = HIGH voltage level.

L = LOW voltage level.

X = don't care.

↑ = positive-going transition.




Fig 5-1. Timing diagram

6. SPECIFICATIONS

6.1. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±20	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	-	±20	mA
I _O	output current	V _O = -0.5 V to (V _{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	+50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-50	+150	°C
P _{tot}	total power dissipation	DIP16 package	-	750	mW
		SOP16 package	-	500	mW
		TSSOP16 package		450	mW

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16: P_{tot} derates linearly with 8 mW/K above 70 °C.

For TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

6.2. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	XD/XL74HC597			Unit
			Min	Typ	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	V
V _I	input voltage		0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	700	ns/V
		V _{CC} = 4.5 V	-	-	200	ns/V
		V _{CC} = 6.0 V	-	-	120	ns/V

6.3. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		Unit
			Min	Typ	Max	Min	Max	
XD/XL74HC597								
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = −20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	V
		I _O = −20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	V
		I _O = −20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	V
		I _O = −4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	V
		I _O = −5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	-	±1.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	12	-	90.0	μA
C _I	input capacitance		-	3.5	-	-	-	pF

6.4. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $CL = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 7-7.

Symbol	Parameter	Conditions	25 °C		−40 °C to +85 °C		Unit
			Min	Typ	Max	Min	
XD/XL74HC597							
t_{pd}	propagation delay	SHCP to Q; see Figure 7-1					
		$V_{CC} = 2.0 \text{ V}$	-	55	175	-	220
		$V_{CC} = 4.5 \text{ V}$	-	20	35	-	44
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	-	-
		$V_{CC} = 6.0 \text{ V}$	-	16	30	-	37
		MR to Q; see Figure 7-2					
		$V_{CC} = 2.0 \text{ V}$	-	58	175	-	220
		$V_{CC} = 4.5 \text{ V}$	-	21	35	-	44
		$V_{CC} = 6.0 \text{ V}$	-	17	30	-	37
		STCP to Q; see Figure 7-1					
		$V_{CC} = 2.0 \text{ V}$	-	80	250	-	315
		$V_{CC} = 4.5 \text{ V}$	-	29	50	-	63
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	25	-	-	-
		$V_{CC} = 6.0 \text{ V}$	-	23	43	-	54
		PL to Q; see Figure 7-3					
		$V_{CC} = 2.0 \text{ V}$	-	69	215	-	270
		$V_{CC} = 4.5 \text{ V}$	-	25	43	-	54
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	21	-	-	-
		$V_{CC} = 6.0 \text{ V}$	-	20	37	-	46
t_t	transition time	see Figure 7-3					
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16
t_w	pulse width	STCP HIGH or LOW; see Figure 7-1					
		$V_{CC} = 2.0 \text{ V}$	80	11	-	100	-
		$V_{CC} = 4.5 \text{ V}$	16	4	-	20	-
		$V_{CC} = 6.0 \text{ V}$	14	3	-	17	-
		SHCP HIGH or LOW; see Figure 7-1					
		$V_{CC} = 2.0 \text{ V}$	80	14	-	100	-
		$V_{CC} = 4.5 \text{ V}$	16	5	-	20	-
		$V_{CC} = 6.0 \text{ V}$	14	4	-	17	-
		MR LOW; see Figure 7-2					
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-
		PL LOW; see Figure 7-3					
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		Unit
			Min	Typ	Max	Min	Max	
t_{rec}	recovery time	MR to SHCP; see Figure 7-4						
		$V_{CC} = 2.0 \text{ V}$	60	-3	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	12	-1	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	10	-1	-	13	-	ns
t_{su}	set-up time	Dn to STCP; see Figure 7-5						
		$V_{CC} = 2.0 \text{ V}$	60	8	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	12	3	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	10	2	-	13	-	ns
		DS to SHCP; see Figure 7-5						
		$V_{CC} = 2.0 \text{ V}$	60	11	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	12	4	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	10	3	-	13	-	ns
		PL to SHCP; see Figure 7-6						
		$V_{CC} = 2.0 \text{ V}$	60	11	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	12	4	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	10	3	-	13	-	ns
t_h	hold time	Dn to STCP; see Figure 7-6						
		$V_{CC} = 2.0 \text{ V}$	5	-3	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	-1	-	5	-	ns
		$V_{CC} = 6.0 \text{ V}$	5	-1	-	5	-	ns
		PL, DS to SHCP; see Figure 7-6						
		$V_{CC} = 2.0 \text{ V}$	5	-6	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	-2	-	5	-	ns
		$V_{CC} = 6.0 \text{ V}$	5	-2	-	5	-	ns
		SHCP; see Figure 7-1						
		$V_{CC} = 2.0 \text{ V}$	6.0	29	-	4.8	-	MHz
f_{max}	maximum frequency	$V_{CC} = 4.5 \text{ V}$	30	87	-	24	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	96	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	35	104	-	28	-	MHz
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	[3]	-	29	-	-	pF

[1] tpd is the same as tPLH and tPHL.

[2] t_t is the same as tTHL and tTLH.

[3] CPD is used to determine the dynamic power dissipation (PD in μW).

$$P_D = C_{PD} \cdot V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$$\sum(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$$

7. Waveforms




Fig 7-1. Shift clock and storage clock inputs to output, propagation delays, pulse widths and maximum clock frequency




Fig 7-2. input (MR) to (Q), output propagation delays and (MR) pulse width




Fig 7-3. Input (PL) to (Q), output propagation delays, PL pulse width and output transition times




Fig 7-4. Input (MR) to shift clock (SHCP) and storage clock (STCP) recovery times




Fig 7-5. Hold and set-up times for (DS), (Dn) inputs to (SHCP), (STCP) inputs




Fig 7-6. Set-up times for (PL) input to (SHCP) input

Table 7-1. Measurement points

Type	Input		Output
	V_M	V_I	
XL74HC597 XL74HC597-TS XD74HC597	$0.5 \times V_{CC}$	GND to V_{CC}	$0.5 \times V_{CC}$




Fig 7-7. Test circuit for measuring switching times


Table 7-2. Test data

Type	Input		Load		S1 position		
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
XL74HC597 XL74HC597-TS XD74HC597	V_{CC}	6 ns	15 pF, 50 pF	1 k Ω	open	GND	V_{CC}


8. ORDERING INFORMATION

Ordering Information							
Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL74HC597	XL74HC597	SOP16	10.00 * 3.95	- 40 to 85	MSL3	T&R	2500
XL74HC597-TS	XL74HC597-TS	TSSOP16	5.00 * 3.90	- 40 to 85	MSL3	T&R	2500
XD74HC597	XD74HC597	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000

9. DIMENSIONAL DRAWINGS




DIP16



symbol	millimeter		
	Min	Nom	Max
A	3.20	3.30	3.40
b	0.44	---	0.53
b1	0.43	0.46	0.49
c	0.25	---	0.30
c1	0.24	0.25	0.26
D	18.95	19.05	19.15
E	6.25	6.35	6.45
e	2.54BSC		
eA	8.30	8.80	9.30
L	3.00	---	---

TSSOP16



Symbol	Indicate	MIN	NOM	MAX
A	Overall length	4.95	5.00	5.05
A1	Foot width	0.20	0.22	0.24
A2	Foot spacing	0.60	0.65	0.70
B	Span	5.70	6.00	6.30
B1	Colloid width	3.80	3.90	4.00
C	Colloid thickness	0.95	1.00	1.05
C1	Thickness of upper colloid	0.40	0.41	0.42
C2		0.05	0.15	0.25
C3	Stand height	0.02	0.08	0.10
D	Fingle-sided Factory	0.85	1.05	1.25
D1	Foot length	0.40	0.65	0.85
E	Foot Thickness	0.15	0.20	0.25
E2	Foot Angle	0°		8°
h		0.30	0.40	0.50

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below :

[CD4031BE](#) [CD4034BE](#) [NLV74HC165ADTR2G](#) [5962-9172201M2A](#) [MC100EP142MNG](#) [MC100EP016AMNG](#) [MC74LV594ADR2G](#)
[NLV14094BDTR2G](#) [NLV74HC589ADR2G](#) [AiP74HC595TA16.TR](#) [SN74LS295BN](#) [AIP74HC164TA14.TR](#) [TM74HC164](#) [74HC164D](#)
[AiP74HC165SA16.TR](#) [74HC573D](#) [AiP74HC165TA16.TR](#) [XL74HC597-TS](#) [74HC164MT/TR](#) [XL74HC595TS](#) [74HC595DMT/TR](#)
[CD4094DMT/TR](#) [74HC595D\(MS\)](#) [CD4094DM/TR](#) [74HC164D](#) [GN165D](#) [74HC595DM/TR](#) [AIP74HC595SA.TR](#) [XL4021B](#)
[74HC164D\(MS\)](#) [74HC595MT/TR](#) [XL74HC165-TS](#) [74HC595D](#) [74HC595D](#) [74HC595D.](#) [74HCT595BQ](#) [RS595SXTSS16](#)
[Aip74HC595SA16.TR](#) [SN74LS164DR-HXY](#) [74HC164DR](#) [RS595SXS16](#) [74HC165-HXY](#) [74HC595E](#) [RS164XQ](#) [GN74HC595D](#)
[74HC164DRG](#) [XD74HC165](#) [SN74LV165AQWBQBRQ1](#) [AiP74HC4094SA16.TR](#) [HX74HC595IDRG](#)