

#### **Features**

- Complete DTMF Receiver
- Low power consumption
- · Internal gain setting amplifier
- · Adjustable guard time
- Central office quality
- · Power-down mode
- Inhibit mode

## **Applications**

- · Paging systems
- · Repeater systems/mobile radio
- Credit card systems
- Remote control
- Personal computers
- · Telephone answering machine

## Description

The XDXL/8870 is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting techniques to detect and decode all 16 DTMF tone-pairs into a 4-bit code.




Figure 1 - Functional Block Diagram



External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched three-state bus interface.




Figure 2 - Pin Connections

## **Pin Description**

Pin#		
18	Name	Description
1	IN+	Non-Inverting Op-Amp (Input).
2	IN-	Inverting Op-Amp (Input).
3	GS	<b>Gain Select.</b> Gives access to output of front end differential amplifier for connection of feedback resistor.
4	V <sub>Ref</sub>	<b>Reference Voltage (Output).</b> Nominally $V_{DD}/2$ is used to bias inputs at mid-rail (see Fig. 6 and Fig. 10).
5	INH	<b>Inhibit (Input).</b> Logic high inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
6	PWDN	<b>Power Down (Input).</b> Active high. Powers down the device and inhibits the oscillator. This pin input is internally pulled down.
7	OSC1	Clock (Input).
8	OSC2	Clock (Output). A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
9	V <sub>SS</sub>	Ground (Input). 0 V typical.
10	TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
11- 14	Q1-Q4	Three State Data (Output). When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
15	StD	<b>Delayed Steering (Output).</b> Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/GT falls below V <sub>TSt</sub> .
16	ESt	<b>Early Steering (Output).</b> Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
17	St/GT	Steering Input/Guard time (Output) Bidirectional. A voltage greater than V <sub>TSt</sub> detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V <sub>TSt</sub> frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
18	$V_{DD}$	Positive power supply (Input). +5 V typical.



## **Functional Description**

The XDXL/8870 monolithic DTMF receiver of fers small size, low power consumption and high performance. Its architecture consists of a bandsplit filter section, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

#### **Filter Section**

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies. The filter section also incorporates notches at 350 and 440 Hz for exceptional dial tone rejection (see Figure 3). Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.




Figure 3 - Filter Response



#### **Decoder Section**

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see "Steering Circuit").




Figure 4 - Basic Steering Circuit

#### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes  $v_c$  (see Figure 4) to rise as the capacitor discharges. Provided signal condition is maintained (ESt remains high) for the validation period ( $t_{GTP}$ ),  $v_c$  reaches the threshold ( $V_{TSt}$ ) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the output latch. At this point the GT output is activated and drives  $v_c$  to  $V_{DD}$ . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Figure 4 is applicable. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$
  
 $t_{ID} = t_{DA} + t_{GTA}$ 



The value of  $t_{DP}$  is a device parameter (see Figure 11) and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C of 0.1  $\mu$ F is recommended for most applications, leaving R to be selected by the designer.




Figure 5 - Guard Time Adjustment

Digit	TOE	INH	ESt	$Q_4$	$Q_3$	$Q_2$	Q <sub>1</sub>		
ANY	L	Х	Н	Z	Z	Z	Z		
1	Н	X	Н	0	0	0	1		
2	Н	X	Н	0	0	1	0		
3	Н	X	Н	0	0	1	1		
4	Н	X	Н	0	1	0	0		
5	Н	X	Н	0	1	0	1		
6	Н	X	Н	0	1	1	0		
7	Н	Х	Н	0	1	1	1		
8	Н	X	Н	1	0	0	0		
9	Н	Х	Н	1	0	0	1		
0	Н	Х	Н	1	0	1	0		
*	Н	X	Н	1	0	1	1		
#	Н	Х	Н	1	1	0	0		
Α	Н	L	Н	1	1	0	1		
В	Н	L	Н	1	1	1	0		
С	Н	L	Н	1	1	1	1		
D	Н	L	Н	0	0	0	0		
Α	Н	Н	L						
В	Н	Н	L	undetected, the output codewill remain the same as the					
С	Н	Н	L				as life		
D	Н	Н	L	previous detected code					

Table 1 - Functional Decode Table

L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE X = DON'T CARE



Different steering arrangements may be used to select independently the guard times for tone present ( $t_{GTP}$ ) and tone absent ( $t_{GTA}$ ). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing  $t_{REC}$  improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short  $t_{REC}$  with a long  $t_{DO}$  would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 5.

#### Power-down and Inhibit Mode

A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.

Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).


#### **Differential Input Configuration**

The input arrangement of the XDXL/8870 provides a differential-input operational amplifier as well as a bias source ( $V_{Ref}$ ) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 10 with the op-amp connected for unity gain and  $V_{Ref}$  biasing the input at  $V_{Ref}$  biasing the in

## **Crystal Oscillator**

The internal clock circuit is completed with the addition of an external 3.579545 MHz crystal and is normally connected as shown in Figure 10 (Single-Ended Input Configuration). However, it is possible to configure several XDXL/8870 devices employing only a single oscillator crystal. The oscillator output of the first device in the chain is coupled through a 30 pF capacitor to the oscillator input (OSC1) of the next device. Subsequent devices are connected in a similar fashion. Refer to Figure 7 for details. The problems associated with unbalanced loading are not a concern with the arrangement shown, i.e., precision balancing capacitors are not required.





All resistors are  $\pm 1\%$  tolerance. All capacitors are  $\pm 5\%$  tolerance.

$$R_3 = \frac{R_2 R_5}{R_2 + R_5}$$

VOLTAGE GAIN (A<sub>v</sub> diff)= 
$$\frac{R_5}{R_1}$$

INPUT IMPEDANCE

$$(Z_{\text{INDIFF}}) = 2\sqrt{R_1^2 + \left(\frac{1}{\omega c}\right)^2}$$

Figure 6 - Differential Input Configuration




Figure 7 - Oscillator Connection



Parameter	Unit	Resonator
R1	Ohms	10.752
L1	mH	.432
C1	pF	4.984
C0	pF	37.915
Qm	-	896.37
Δf	%	±0.2%

Table 2 - Recommended Resonator Specifications

Note: Qm=quality factor of RLC model, i.e.,  $1/2\Pi f$ R1C1.

## **Applications**

The circuit shown in Fig. 9 illustrates the use of XDXL/8870 device in a typical receiver system. BT Spec defines the input signals less than -34 dBm as the non-operate level. This condition can be attained by choosing a suitable values of  $R_1$  and  $R_2$  to provide 3 dB attenuation, such that -34 dBm input signal will correspond to -37 dBm at the gain setting pin GS of XDXL/8870. As shown in the diagram, the component values of  $R_3$  and  $C_2$  are the guard time requirements when the total component tolerance is 6%. For better performance, it is recommended to use the non-symmetric guard time circuit in Fig. 8.





Figure 8 - Non-Symmetric Guard Time Circuit





NOTES:  $\begin{aligned} &\text{R}_1 = 102 \text{ K}\Omega \pm 1\% \\ &\text{R}_2 = 71.5 \text{ K}\Omega \pm 1\% \\ &\text{R}_3 = 390 \text{ K}\Omega \pm 1\% \\ &\text{C}_1, \text{C}_2 = 100 \text{ nF} \pm 5\% \\ &\text{X}_1 = 3.579545 \text{ MHz} \pm 0.1\% \\ &\text{V}_{DD} = 5.0 \text{ V} \pm 5\% \end{aligned}$ 

Figure 9 - Single-Ended Input Configuration for BT or CEPT Spec



## **Absolute Maximum Ratings**<sup>†</sup>

	Parameter	Symbol	Min.	Max.	Units
1	DC Power Supply Voltage	$V_{DD}$		7	V
2	Voltage on any pin	V <sub>I</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (other than supply)	I <sub>I</sub>		10	mA
4	Storage temperature	T <sub>STG</sub>	-65	+150	°C
5	Package power dissipation	$P_{D}$		500	mW

<sup>†</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Derate above 75°C at 16 mW / °C. All leads soldered to board.

## $\textbf{Recommended Operating Conditions} \text{ - Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Parameter	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	DC Power Supply Voltage	$V_{DD}$	3.0	5.0	5.25	V	
2	Operating Temperature	T <sub>O</sub>	-40		+85	°C	
3	Crystal/Clock Frequency	fc		3.579545		MHz	
4	Crystal/Clock Freq.Tolerance	Δfc		±0.1		%	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## $\textbf{DC Electrical Characteristics} \text{ - V}_{DD} = 5.0 \text{V} \pm 5\%, \text{ V}_{SS} = 0 \text{V}, \text{ -40}^{\circ}\text{C} \leq \text{T}_{O} \leq \text{+85}^{\circ}\text{C}, \text{ unless otherwise stated}.$

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	S U	Standby supply current	I <sub>DDQ</sub>		10	25	μΑ	PWDN=V <sub>DD</sub>
2	P	Operating supply current	I <sub>DD</sub>		3.0	9.0	mA	
3	P L Y	Power consumption	P <sub>O</sub>		15		mW	fc=3.579545 MHz
4		High level input	V <sub>IH</sub>	3.5			V	V <sub>DD</sub> =5.0 V
5		Low level input voltage	V <sub>IL</sub>			1.5	V	V <sub>DD</sub> =5.0 V
6		Input leakage current	I <sub>IH</sub> /I <sub>IL</sub>		0.1		μΑ	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub>
7	N P	Pull up (source) current	I <sub>SO</sub>		7.5	20	μА	TOE (pin 10)=0, V <sub>DD</sub> =5.0 V
8	U T S	Pull down (sink) current	I <sub>SI</sub>		15	45	μА	INH=5.0 V, PWDN=5.0 V, V <sub>DD</sub> =5.0 V
9		Input impedance (IN+, IN-)	R <sub>IN</sub>		10		MΩ	@ 1 kHz
10		Steering threshold voltage	V <sub>TSt</sub>	2.2	2.4	2.5	V	V <sub>DD</sub> = 5.0 V



## $\textbf{DC Electrical Characteristics} - V_{DD} = 5.0 V \pm \, 5\%, \ V_{SS} = 0 V, \ -40 ^{\circ} C \leq T_{O} \leq +85 ^{\circ} C, \ unless \ otherwise \ stated.$

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
11		Low level output voltage	V <sub>OL</sub>			V <sub>SS</sub> +0.0	V	No load
12	O U T	High level output voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.03			<b>V</b>	No load
13	P U	Output low (sink) current	I <sub>OL</sub>	1.0	2.5		mA	V <sub>OUT</sub> =0.4 V
14	T S	Output high (source) current	I <sub>OH</sub>	0.4	0.8		mA	V <sub>OUT</sub> =4.6 V
15	3	V <sub>Ref</sub> output voltage	$V_{Ref}$	2.3	2.5	2.7	٧	No load, V <sub>DD</sub> = 5.0V
16		V <sub>Ref</sub> output resistance	R <sub>OR</sub>		1		kΩ	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# Operating Characteristics - $V_{DD}$ =5.0 $V\pm5\%$ , $V_{SS}$ =0V, -40°C $\leq$ $T_{O}$ $\leq$ +85°C,unless otherwise stated. Gain Setting Amplifier

	Octoring Ampinier				•	•	
	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Input leakage current	I <sub>IN</sub>			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R <sub>IN</sub>	10			MΩ	
3	Input offset voltage	Vos			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	$0.75~V \le V_{IN} \le 4.25~V$ biased at $V_{Ref}$ =2.5 $V$
6	DC open loop voltage gain	A <sub>VOL</sub>	32			dB	
7	Unity gain bandwidth	f <sub>C</sub>	0.30			MHz	
8	Output voltage swing	Vo	4.0			$V_{pp}$	Load $\geq$ 100 k $\Omega$ to V <sub>SS</sub> @ GS
9	Maximum capacitive load (GS)	C <sub>L</sub>			100	pF	
10	Resistive load (GS)	R <sub>L</sub>			50	kΩ	
11	Common mode range	V <sub>CM</sub>	2.5			V <sub>pp</sub>	No Load



## MT8870D AC Electrical Characteristics $-V_{DD}$ =5.0V $\pm$ 5%, $V_{SS}$ =0V, $-40^{\circ}$ C $\leq$ $T_{O}$ $\leq$ +85 $^{\circ}$ C, using Test Circuit shown in Figure 10.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Notes*
1	Valid input signal levels (each		-29		+1	dBm	1,2,3,5,6,9
1	tone of composite signal)		27.5		869	${\rm mV}_{\rm RMS}$	1,2,3,5,6,9
2	Negative twist accept				8	dB	2,3,6,9,12
3	Positive twist accept				8	dB	2,3,6,9,12
4	Frequency deviation accept		±1.5% ± 2 Hz				2,3,5,9
5	Frequency deviation reject		±3.5%				2,3,5,9
6	Third tone tolerance			-16		dB	2,3,4,5,9,10
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

- \*NOTES

  1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.
  2. Digit sequence consists of all DTMF tones.
  3. Tone duration= 40 ms, tone pause= 40 ms.
  4. Signal condition consists of nominal DTMF frequencies.
  5. Both tones in composite signal have an equal amplitude.
  6. Tone pair is deviated by ±1.5%±2 Hz.
  7. Bandwidth limited (3 kHz) Gaussian noise.
  8. The precise dial tone frequencies are (350 Hz and 440 Hz) ±2%.
  9. For an error rate of better than 1 in 10,000.
  10. Referenced to lowest level frequency component in DTMF signal

- 10. Referenced to lowest level frequency component in DTMF signal.
  11. Referenced to the minimum valid accept level.
  12. Guaranteed by design and characterization.



## **XDXL/8870 AC Electrical Characteristics** $-V_{DD}$ =5.0V±5%, $V_{SS}$ =0V, $-40^{\circ}C \le T_{O} \le +85^{\circ}C$ , using Test Circuit shown in Figure 10.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Notes*
	Valid input signal levels (each		-31		+1	dBm	Tested at
1	tone of composite signal)		21.8		869	mV <sub>RMS</sub>	V <sub>DD</sub> =5.0 V 1,2,3,5,6,9
			-37			dBm	Tested at
2	Input Signal Level Reject		10.9			mV <sub>RMS</sub>	V <sub>DD</sub> =5.0 V 1,2,3,5,6,9
3	Negative twist accept				8	dB	2,3,6,9,13
4	Positive twist accept				8	dB	2,3,6,9,13
5	Frequency deviation accept		±1.5%± 2 Hz				2,3,5,9
6	Frequency deviation reject		±3.5%				2,3,5,9
7	Third zone tolerance			-18.5		dB	2,3,4,5,9,12
8	Noise tolerance			-12		dB	2,3,4,5,7,9,10
9	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

<sup>‡</sup> Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

- \*NOTES

  1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.

  2. Digit sequence consists of all DTMF tones.

  3. Tone duration= 40 ms, tone pause= 40 ms.

  4. Signal condition consists of nominal DTMF frequencies.

  5. Both tones in composite signal have an equal amplitude.

  6. Tone pair is deviated by ±1.5%±2 Hz.

  7. Bandwidth limited (3 kHz) Gaussian noise.

  8. The precise dial tone frequencies are (350 Hz and 440 Hz) ±2%.

  9. For an error rate of better than 1 in 10,000.

  10. Referenced to lowest level frequency component in DTMF signal.

  11. Referenced to the minimum valid accept level.

  12. Referenced to Fig. 10 input DTMF tone level at -25dBm (-28dBm at GS Pin) interference frequency range between 480-3400Hz.

  13. Guaranteed by design and characterization.



## AC Electrical Characteristics - $V_{DD}$ =5.0 $V\pm5\%$ , $V_{SS}$ =0V, -40 $^{\circ}C$ $\leq$ To $\leq$ +85 $^{\circ}C$ , using Test Circuit shown in Figure 10.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Conditions
1		Tone present detect time	t <sub>DP</sub>	5	11	14	ms	Note 1
2	Т	Tone absent detect time	t <sub>DA</sub>	0.5	4	8.5	ms	Note 1
3	I M	Tone duration accept	t <sub>REC</sub>			40	ms	Note 2
4	I N	Tone duration reject	t <sub>REC</sub>	20			ms	Note 2
5	G	Interdigit pause accept	t <sub>ID</sub>			40	ms	Note 2
6		Interdigit pause reject	t <sub>DO</sub>	20			ms	Note 2
7		Propagation delay (St to Q)	t <sub>PQ</sub>		8	11	μS	TOE=V <sub>DD</sub>
8	0	Propagation delay (St to StD)	t <sub>PStD</sub>		12	16	μS	TOE=V <sub>DD</sub>
9	U T	Output data set up (Q to StD)	t <sub>QStD</sub>		3.4		μS	TOE=V <sub>DD</sub>
10	P U T	Propagation delay (TOE to Q ENABLE)	t <sub>PTE</sub>		50		ns	load of 10 kΩ, 50 pF
11	S	Propagation delay (TOE to Q DISABLE)	t <sub>PTD</sub>		300		ns	load of 10 kΩ, 50 pF
12	P D	Power-up time	t <sub>PU</sub>		30		ms	Note 3
13	ט W N	Power-down time	t <sub>PD</sub>		20		ms	
14		Crystal/clock frequency	f <sub>C</sub>	3.575 9	3.579 5	3.583 1	MHz	
15	C L	Clock input rise time	t <sub>LHCL</sub>			110	ns	Ext. clock
16	O C	Clock input fall time	t <sub>HLCL</sub>			110	ns	Ext. clock
17	K	Clock input duty cycle	DC <sub>CL</sub>	40	50	60	%	Ext. clock
18		Capacitive load (OSC2)	C <sub>LO</sub>			30	pF	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

3.

S:
Used for guard-time calculation purposes only.
These, user adjustable parameters, are not device specifications. The adjustable settings of these minimums and maximums are recommendations based upon network requirements.
With valid tone present at input, tpu equals time from PDWN going low until ESt going high. 1. 2.







Figure 10 - Single-Ended Input Configuration





#### **EXPLANATION OF EVENTS**

A)	TONE BURSTS DETECTED, TONE DURATION INVALID, OUTPUTS NOT UPDATED.
B)	TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS
C)	END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMIAN LATCHED UNTIL NEXT VALID TONE.
D)	OUTPUTS SWITCHED TO HIGH IMPEDANCE STATE.
E)	TONE #n + 1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS (CURRENTLY HIGH IMPEDANCE).
F)	ACCEPTABLE DROPOUT OF TONE #n + 1, TONE ABSENT DURATION INVALID, OUTPUTS REMAIN LATCHED.
G)	END OF TONE #n + 1 DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.


## EXPLANATION OF SYMBOLS


	DELLE COMPOSITE MENT COMM
$V_{in}$	DTMF COMPOSITE INPUT SIGNAL.
ESt	EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
St/GT	STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
Q <sub>1</sub> -Q <sub>4</sub>	4-BIT DECODED TONE OUTPUT.
StD	DELAYED STEERING OUTPUT. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL.
TOE	TONE OUTPUT ENABLE (INPUT). A LOW LEVEL SHIFTS $Q_1$ - $Q_4$ TO ITS HIGH IMPEDANCE STATE.
t <sub>REC</sub>	MAXIMUM DTMF SIGNAL DURATION NOT DETECED AS VALID
t <sub>REC</sub>	MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION
$t_{\text{ID}}$	MAXIMUM TIME BETWEEN VALID DTMF SIGNALS.
$t_{DO}$	MAXIMUM ALLOWABLE DROP OUT DURING VALID DTMF SIGNAL.
t <sub>DP</sub>	TIME TO DETECT THE PRESENCE OF VALID DTMF SIGNALS.
t <sub>DA</sub>	TIME TO DETECT THE ABSENCE OF VALID DTMF SIGNALS.
t <sub>GTP</sub>	GUARD TIME, TONE PRESENT.
t <sub>GTA</sub>	GUARD TIME, TONE ABSENT.

Figure 11 - Timing Diagram

Ordering Information									
Part Number	Device Marking	Package type	Body size (mm)	Temperature (°C)	MSL	Transport	Package Quantit		
XL8870	XL8870	SOP-18	11.45*7.50	-20 to +75	MSL3	T&R	1000		
XD8870	XD8870	DIP-18	22.90*6.50	-20 to +75	MSL3	Tube 20	800		







Xinluda reserves the right to change the above information without prior notice.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Telecom Interface ICs category:

Click to view products by XINLUDA manufacturer:

Other Similar products are found below:

MT9174AN1 SI3010-F-FSR MT9074AL1 PEB4266TV12 S LL62 XRT75R03DIV-F Si3050-E1-FTR PM4351-RGI PEF41068FV11 S LL8T SI3050-E1-GTR PEF41068VV12 S LL8U LE58QL022BVC LE58QL022BVCT SI3019-F-FMR LE88276DLCT PM8316-PGI PEF31001VSV12 RTL8019AS 82P20516DBFG W7100A-S2E-100LQFP USR5686G MT88L70AS1 M100EVO-LITE XRT6164CD-F MT8888CS1 SI3018-F-FS-R 82V2108PXG XRT86VL38IB XD8870 XRT86VL30IV-F Si3019-F-FT Si3019-F-FM SI32185-A-FM SI32185-A-GM CMX631AD4 CPC5620A CPC5620ATR CPC5621A CPC5621ATR CPC5622A SI3019-F-GT CMX673E3 MT88L70AN1 MT8870DN1 MT8952BP1 PEF32001VSV12 XRT86VL30IV80-F CMX7261Q1 LE79252BTC LE9632RQC