The 8255 is a high performance CMOS version of the industry standard 8255 and is manufactured using a self－aligned silicon gate CMOS process（Scaled SAJI IV）．It is a general purpose programmable I／O device which may be used with many different microprocessors．There are 24 I／O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation．The high performance and industry standard configuration of the 8255 make it compatible with the 8086,8088 and other microprocessors．

Static CMOS circuit design insures low operating power．TTL compatibility over the full military temperature range and bus hold circuitry eliminate the need for pull－up resistors．The Intersil advanced SAJI process results in performance equal to or greater than existing functionally equivalent products at a fraction of the power．

## Features

－Pb－Free Plus Anneal Available（RoHS Compliant） （See Ordering Info）
－Pin Compatible with NMOS 8255
－ 24 Programmable I／O Pins
－Fully TTL Compatible
－High Speed，No＂Wait State＂Operation with 5 MHz and 8MHz 8086 and 8088
－Direct Bit Set／Reset Capability
－Enhanced Control Word Read Capability
－L7 Process
－2．5mA Drive Capability on All I／O Ports
－Low Standby Power（ICCSB） $10 \mu \mathrm{~A}$

## Ordering Information

| PART NUMBERS |  |  |  | TEMP． RANGE（ ${ }^{\circ} \mathrm{C}$ ） | PACKAGE | PKG．DWG．\＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 MHz | PART MARKING | 8MHz | PART MARKING |  |  |  |
| XD8255－2 | XD8255－2 | XD8255－2 | XD8255－2 | 0 to +70 | 40 Ld PDIP（Pb－free） | E40．6 |
| XP8255 |  |  |  | 0 to +70 | 44 Ld PLCC（Pb－free） | N44．65 |
|  |  |  |  | -40 to＋85 | 44 Ld PLCC（Pb－free） |  |

## Pinouts

8255 （PDIP，CERDIP）

| PA3 1 | 40 PA4 |
| :---: | :---: |
| PA2 2 | 39 PA5 |
| PA1 3 | 38 PA6 |
| PA0 4 | 37 PA7 |
| RD 5 | 36 WR |
| Cs 6 | 35 RESET |
| GND 7 | 34 DO |
| A1 8 | 33 D 1 |
| A0 9 | 32 D 2 |
| PC7 10 | 31 D 3 |
| PC6 11 | 30 D 4 |
| PC5 12 | 29 D 5 |
| PC4 13 | 28 D 6 |
| PC0 14 | $27 \mathrm{D7}$ |
| PC1 15 | 26 Vcc |
| PC2 16 |  |
| PC3 17 | $24 \mathrm{PB6}$ |
| PB0 18 |  |
| PB1 19 |  |
| PB2 20 | 21 PB3 |



## Pin Description

| SYMBOL | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ : The +5 V power supply pin. $\mathrm{A} 0.1 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND is recommended for decoupling. |
| GND |  | GROUND |
| D0-D7 | I/O | DATA BUS: The Data Bus lines are bidirectional three-state pins connected to the system data bus. |
| RESET | 1 | RESET: A high on this input clears the control register and all ports ( $A, B, C$ ) are set to the input mode with the "Bus Hold" circuitry turned on. |
| $\overline{\mathrm{CS}}$ | 1 | CHIP SELECT: Chip select is an active low input used to enable the 8255 onto the Data Bus for CPU communications. |
| $\overline{\mathrm{RD}}$ | 1 | READ: Read is an active low input control signal used by the CPU to read status information or data via the data bus. |
| $\overline{\mathrm{WR}}$ | 1 | WRITE: Write is an active low input control signal used by the CPU to load control words and data into the 8255. |
| A0-A1 | 1 | ADDRESS: These input signals, in conjunction with the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs, control the selection of one of the three ports or the control word register. A0 and A1 are normally connected to the least significant bits of the Address Bus A0, A1. |
| PA0-PA7 | I/O | PORT A: 8-bit input and output port. Both bus hold high and bus hold low circuitry are present on this port. |
| PB0-PB7 | I/O | PORT B: 8-bit input and output port. Bus hold high circuitry is present on this port. |
| PC0-PC7 | I/O | PORT C: 8-bit input and output port. Bus hold circuitry is present on this port. |

## Functional Diagram



## XP8255 PLCC44 <br> XD8255-2 DIP-40

## Functional Description

## Data Bus Buffer

This three-state bidirectional 8-bit buffer is used to interface the 8255 to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.
( $\overline{\mathrm{CS}})$ Chip Select. A "low" on this input pin enables the communication between the 8255 and the CPU.
( $\overline{\operatorname{RD}})$ Read. A "low" on this input pin enables 8255 to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255.
( $\overline{\text { WR }}$ ) Write. A "low" on this input pin enables the CPU to write data or control words into the 8255.
(A0 and A1) Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word register. They are normally connected to the least significant bits of the address bus (A0 and A1).

## 8255 BASIC OPERATION

| A1 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | $\overline{\mathrm{CS}}$ | INPUT OPERATION (READ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | Port A $\rightarrow$ Data Bus |
| 0 | 1 | 0 | 1 | 0 | Port B $\rightarrow$ Data Bus |
| 1 | 0 | 0 | 1 | 0 | Port C $\rightarrow$ Data Bus |
| 1 | 1 | 0 | 1 | 0 | Control Word $\rightarrow$ Data Bus |
|  |  |  |  |  | OUTPUT OPERATION (WRITE) |
| 0 | 0 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port A |
| 0 | 1 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port B |
| 1 | 0 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port C |
| 1 | 1 | 1 | 0 | 0 | Data Bus $\rightarrow$ Control |
|  |  |  |  |  | DISABLE FUNCTION |
| X | X | X | X | 1 | Data Bus $\rightarrow$ Three-State |
| X | X | 1 | 1 | 0 | Data Bus $\rightarrow$ Three-State |

(RESET) Reset. A "high" on this input initializes the control register to $9 B h$ and all ports ( $A, B, C$ ) are set to the input mode. "Bus hold" devices internal to the 8255 will hold the I/O port inputs to a logic " 1 " state with a maximum hold current of $400 \mu \mathrm{~A}$.


FIGURE 1. 8255 BLOCK DIAGRAM. DATA BUS BUFFER, READ/WRITE, GROUP A \& B CONTROL LOGIC FUNCTIONS

## Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.
Control Group A - Port A and Port C upper (C7-C4)
Control Group B - Port B and Port C lower (C3-C0)
The control word register can be both written and read as shown in the "Basic Operation" table. Figure 4 shows the control word format for both Read and Write operations. When the control word is read, bit D7 will always be a logic " 1 ", as this implies control word mode information.

## Ports A, B, and C

The 8255 contains three 8 -bit ports (A, B, and C). All can be configured to a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

Port A One 8-bit data output latch/buffer and one 8-bit data input latch. Both "pull-up" and "pull-down" bus-hold devices are present on Port A. See Figure 2A.

Port B One 8-bit data input/output latch/buffer and one 8-bit data input buffer. See Figure 2B.

Port C One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into
two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal output and status signal inputs in conjunction with ports $A$ and $B$. See Figure 2B.


FIGURE 2A. PORT A BUS-HOLD CONFIGURATION


FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION
FIGURE 2. BUS-HOLD CONFIGURATION

## Operational Description

## Mode Selection

There are three basic modes of operation than can be selected by the system software:

Mode 0 - Basic Input/Output
Mode 1 - Strobed Input/Output
Mode 2 - Bidirectional Bus
When the reset input goes "high", all ports will be set to the input mode with all 24 port lines held at a logic "one" level by internal bus hold devices. After the reset is removed, the 8255 can remain in the input mode with no additional initialization required. This eliminates the need to pull-up or pull-down resistors in all-CMOS designs. The control word register will contain 9Bh. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine. Any port programmed as an output port is initialized to all zeros when the control word is written.


FIGURE 3. BASIC MODE DEFINITIONS AND BUS INTERFACE


FIGURE 4. MODE DEFINITION FORMAT

## XP8255 PLCC44 XD8255-2 DIP-40

The modes for Port A and Port B can be separately defined, while Port $C$ is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance: Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

The mode definitions and possible mode combinations may seem confusing at first, but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs. PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

## Single Bit Set/Reset Feature (Figure 5)

Any of the eight bits of Port C can be Set or Reset using a single Output instruction. This feature reduces software requirements in control-based applications.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were output ports.

FIGURE 5. BIT SET/RESET FORMAT

## Interrupt Control Functions

When the 8255 is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port $C$.

This function allows the programmer to enable or disable a CPU interrupt by a specific I/O device without affecting any other device in the interrupt structure.

## INTE Flip-Flop Definition

(BIT-SET)-INTE is SET - Interrupt Enable
(BIT-RESET)-INTE is Reset - Interrupt Disable
NOTE: All Mask flip-flops are automatically reset during mode selection and device Reset.

## Operating Modes

Mode 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No handshaking is required, data is simply written to or read from a specific port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports
- Any Port can be input or output
- Outputs are latched
- Inputs are not latched
- 16 different Input/Output configurations possible

MODE 0 PORT DEFINITION

| A |  | B |  | GROUP A |  | \# | GROUP B |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | D3 | D1 | D0 | PORT A | PORTC <br> (Upper) |  | PORT B | PORTC <br> (Lower) |
| 0 | 0 | 0 | 0 | Output | Output | 0 | Output | Output |
| 0 | 0 | 0 | 1 | Output | Output | 1 | Output | Input |
| 0 | 0 | 1 | 0 | Output | Output | 2 | Input | Output |
| 0 | 0 | 1 | 1 | Output | Output | 3 | Input | Input |
| 0 | 1 | 0 | 0 | Output | Input | 4 | Output | Output |
| 0 | 1 | 0 | 1 | Output | Input | 5 | Output | Input |
| 0 | 1 | 1 | 0 | Output | Input | 6 | Input | Output |
| 0 | 1 | 1 | 1 | Output | Input | 7 | Input | Input |
| 1 | 0 | 0 | 0 | Input | Output | 8 | Output | Output |
| 1 | 0 | 0 | 1 | Input | Output | 9 | Output | Input |
| 1 | 0 | 1 | 0 | Input | Output | 10 | Input | Output |
| 1 | 0 | 1 | 1 | Input | Output | 11 | Input | Input |
| 1 | 1 | 0 | 0 | Input | Input | 12 | Output | Output |
| 1 | 1 | 0 | 1 | Input | Input | 13 | Output | Input |
| 1 | 1 | 1 | 0 | Input | Input | 14 | Input | Output |
| 1 | 1 | 1 | 1 | Input | Input | 15 | Input | Input |

## XP8255 PLCC44 <br> XD8255-2 DIP-40

Mode 0 (Basic Input)


## Mode 0 (Basic Output)



## Mode 0 Configurations

CONTROL WORD \#0


CONTROL WORD \#1


CONTROL WORD \#2


CONTROL WORD \#3


## XP8255 PLCC44 <br> XD8255-2 DIP-40

## Mode 0 Configurations (Continued)

CONTROL WORD \#4

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |



CONTROL WORD \#5


CONTROL WORD \#6

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |



CONTROL WORD \#7


CONTROL WORD \#8


CONTROL WORD \#9


CONTROL WORD \#10
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



CONTROL WORD \#11


## XP8255 PLCC44 <br> XD8255-2 DIP- 40

## Mode 0 Configurations (Continued)

CONTROL WORD \#12
D7 D6 D5 D4 D3 D2 D1 D0


## CONTROL WORD \#13



## Operating Modes

Mode 1 - (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "hand shaking" signals. In mode 1, port A and port B use the lines on port C to generate or accept these "hand shaking" signals.

Mode 1 Basic Function Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit port and one 4-bit control/data port
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit port.


## Input Control Signal Definition

(Figures 6 and 7)

## $\overline{\text { STB }}$ (Strobe Input)

A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch: in essence, an acknowledgment. IBF is set by $\overline{\text { STB }}$ input being low and is reset by the rising edge of the $\overline{\mathrm{RD}}$ input.

## CONTROL WORD \#14

D7 D6 D5 D4 D3 D2 D1 D0


## CONTROL WORD \#15



FIGURE 6. MODE 1 INPUT


FIGURE 7. MODE 1 (STROBED INPUT)

## INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the condition: $\overline{\text { STB }}$ is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{R D}$. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

## INTE A

Controlled by bit set/reset of PC4.

## INTE B

Controlled by bit set/reset of PC2.

## Output Control Signal Definition

(Figure 8 and 9)
$\overline{\mathrm{OBF}}$ - (Output Buffer Full F/F). The $\overline{\mathrm{OBF}}$ output will go "low" to indicate that the CPU has written data out to the specified port. This does not mean valid data is sent out of the port at this time since $\overline{\mathrm{OBF}}$ can go true before data is available. Data is guaranteed valid at the rising edge of $\overline{\mathrm{OBF}}$, (See Note 1). The $\overline{\mathrm{OBF}} \mathrm{F} / \mathrm{F}$ will be set by the rising edge of the $\overline{\mathrm{WR}}$ input and reset by $\overline{\mathrm{ACK}}$ input being low.

ACK - (Acknowledge Input). A "low" on this input informs the 8255 that the data from Port A or Port B is ready to be accepted. In essence, a response from the peripheral device indicating that it is ready to accept data, (See Note 1).

INTR - (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when $\overline{A C K}$ is a "one", $\overline{O B F}$ is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{W R}$.

## INTE A

Controlled by Bit Set/Reset of PC6.

## INTE B

Controlled by Bit Set/Reset of PC2.
NOTE:

1. To strobe data into the peripheral device, the user must operate the strobe line in a hand shaking mode. The user needs to send $\overline{\text { OBF }}$ to the peripheral device, generates an $\overline{\mathrm{ACK}}$ from the peripheral device and then latch data into the peripheral device on the rising edge of $\overline{\mathrm{OBF}}$.


FIGURE 8. MODE 1 OUTPUT


FIGURE 9. MODE 1 (STROBED OUTPUT)


Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.
FIGURE 10. COMBINATIONS OF MODE 1

## Operating Modes

## Mode 2 (Strobed Bidirectional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8 -bit bus for both transmitting and receiving data (bidirectional bus I/O). "Hand shaking" signals are provided to maintain proper bus flow discipline similar to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only
- One 8-bit, bidirectional bus Port (Port A) and a 5-bit control Port (Port C)
- Both inputs and outputs are latched
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bidirectional bus port (Port A)


## Bidirectional Bus I/O Control Signal Definition

(Figures 11, 12, 13, 14)
INTR - (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

## Output Operations

$\overline{\text { OBF }}$ - (Output Buffer Full). The $\overline{\text { OBF output will go "low" to }}$ indicate that the CPU has written data out to port A.
$\overline{\text { ACK }}$ - (Acknowledge). A "low" on this input enables the threestate output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 - (The INTE flip-flop associated with $\overline{\text { OBF }}$ ). Controlled by bit set/reset of PC4.

## Input Operations

$\overline{\text { STB }}$ - (Strobe Input). A "low" on this input loads data into the input latch.

IBF - (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 - (The INTE flip-flop associated with IBF). Controlled by bit set/reset of PC4.

## XP8255 PLCC44 <br> XD8255-2 DIP-40

## CONTROL WORD



FIGURE 11. MODE CONTROL WORD


FIGURE 12. MODE 2


NOTE: Any sequence where $\overline{W R}$ occurs before $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{STB}}$ occurs before RD is permissible. (INTR $=\operatorname{IBF} \bullet \mathrm{MASK} \bullet \overline{\mathrm{STB}} \bullet \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \bullet \mathrm{MASK}$ - $\overline{\mathrm{ACK}} \bullet \overline{\mathrm{WR})}$

FIGURE 13. MODE 2 (BIDIRECTIONAL)


MODE 2 AND MODE 1 (OUTPUT)


MODE 2 AND MODE 1 (INPUT)


FIGURE 14. MODE 2 COMBINATIONS

| MODE DEFINITION SUMMARY |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MODE 0 |  | MODE 1 |  | MODE 2 |  |
|  | IN | OUT | IN | OUT | GROUP A ONLY |  |
| PAO | In | Out | In | Out | $\longleftrightarrow$ |  |
| PA1 | In | Out | In | Out | $\longleftarrow$ |  |
| PA2 | In | Out | In | Out | $\longleftarrow$ |  |
| PA3 | In | Out | In | Out | $\longleftarrow$ |  |
| PA4 | In | Out | In | Out | $\longleftarrow$ |  |
| PA5 | In | Out | In | Out | $\longleftrightarrow$ |  |
| PA6 | In | Out | In | Out | $\longleftarrow$ |  |
| PA7 | In | Out | In | Out |  |  |
|  |  |  |  |  |  |  |
| PB1 | In | Out | In | Out |  |  |
| PB2 | In | Out | In | Out |  |  |
| PB3 | In | Out | In | Out |  | Mode 0 or Mode 1 |
| PB4 | In | Out | In | Out |  | $\begin{aligned} & \text { or Mode } 1 \\ & \text { Only } \end{aligned}$ |
| PB5 | In | Out | In | Out |  |  |
| PB6 | In | Out | In | Out |  |  |
| PB7 | In | Out | In | Out |  |  |
| PCO | In | Out | INTRB | INTRB | 1/0 |  |
| PC1 | In | Out | IBFB | $\overline{\text { OBFB }}$ | I/O |  |
| PC2 | In | Out | STBB | $\overline{\text { ACKB }}$ | I/O |  |
| PC3 | In | Out | INTRA | INTRA | INTRA |  |
| PC4 | In | Out | STBA | I/O | STBA |  |
| PC5 | In | Out | IBFA | 1/O | IBFA |  |
| PC6 | In | Out | I/O | $\overline{\text { ACKA }}$ | $\overline{\text { ACK }}$ A |  |
| PC7 | In | Out | 1/O | OBFA | OBFA |  |

## Special Mode Combination Considerations

There are several combinations of modes possible. For any combination, some or all of Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a "Set Mode" command.

During a read of Port $C$, the state of all the Port C lines, except the $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{STB}}$ lines, will be placed on the data bus. In place of the $\overline{\mathrm{ACK}}$ and $\overline{\text { STB }}$ line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 17.

Through a "Write Port C" command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a "Write Port C" command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in Mode 1 group or to change an interrupt enable flag, the "Set/Reset Port C Bit" command must be used.

With a "Set/Reset Port C Bit" command, any Port C line programmed as an output (including IBF and $\overline{\mathrm{OBF}}$ ) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including $\overline{\mathrm{ACK}}$ and $\overline{\text { STB }}$ lines, associated with Port C are not affected by a "Set/Reset Port C Bit" command. Writing to the corresponding Port C bit positions of the $\overline{A C K}$ and $\overline{\text { STB }}$ lines with the "Set Reset Port $C$ Bit" command will affect the Group A and Group B interrupt enable flags, as illustrated in Figure 17.


FIGURE 15. MODE 1 STATUS WORD FORMAT

(Defined by Mode 0 or Mode 1 Selection)
FIGURE 16. MODE 2 STATUS WORD FORMAT

## Current Drive Capability

Any output on Port A, B or C can sink or source 2.5 mA . This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

Reading Port C Status (Figures 15 and 16)
In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes

## XP8255 PLCC44 <br> XD8255-2 DIP-40

1 or 2, Port C generates or accepts "hand shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is not a special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.

| INTERRUPT <br> ENABLE FLAG | POSITION | ALTERNATE PORT C <br> PIN SIGNAL (MODE) |
| :---: | :---: | :--- |
| INTE B | PC2 | $\overline{\mathrm{ACK}}$ (Output Mode 1) <br> or STBB (Input Mode 1) |
| INTE A2 | PC4 | $\overline{\mathrm{STB}} \mathrm{B}$ (Input Mode 1 or Mode <br> $2)$ |
| INTE A1 | PC6 | $\overline{\mathrm{ACK}} \mathrm{A}$ (Output Mode 1 or <br> Mode 2) |

FIGURE 17. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

## Applications of the $\mathbf{8 2 5 5}$

The 8255 is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255 to exactl $y$ "fit" the application. Figures 18 through 24 present a few examples of typical applications of the 8255 .


FIGURE 18. PRINTER INTERFACE


FIGURE 19. KEYBOARD AND DISPLAY INTERFACE


FIGURE 21. DIGITAL TO ANALOG, ANALOG TO DIGITAL


FIGURE 20. KEYBOARD AND TERMINAL ADDRESS INTERFACE


FIGURE 22. BASIC CRT CONTROLLER INTERFACE


FIGURE 23. BASIC FLOPPY DISC INTERFACE


FIGURE 24. MACHINE TOOL CONTROLLER INTERFACE

## XP8255 PLCC44 XD8255-2 DIP-40

| Absolute Maximum Ratings $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Supply Voltage. | +8.0V |
| Input, Output or I/O Voltage. | GND-0.5V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| ESD Classification. | Class 1 |
| Operating Conditions |  |
| Voltage Range . | . +4.5 V to 5.5 V |
| Operating Temperature Range |  |
| 8255 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 8255. | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 8255 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

## Die Characteristics

Gate Count. 1000 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{J A}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% ; T_{A}=$ Operating Temperature Range

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical One Input Voltage |  | $\begin{aligned} & 2.0 \\ & 2.2 \end{aligned}$ | - | V |
| $\mathrm{V}_{\text {IL }}$ | Logical Zero Input Voltage |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical One Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 3.0 \\ v_{C C}^{-0.4} \end{gathered}$ | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical Zero Output Voltage | $\mathrm{lOL}^{+2.5 m A}$ | - | 0.4 | V |
| 1 | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\overline{\mathrm{RD}}, \overline{\mathrm{CS}}, \mathrm{A} 1, \mathrm{~A} 0, \mathrm{RESET}, \mathrm{WR}$ | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| 10 | I/O Pin Leakage Current | $\mathrm{VO}=\mathrm{V}_{\mathrm{CC}}$ or GND, D0 - D7 | -10 | +10 | $\mu \mathrm{A}$ |
| IBHH | Bus Hold High Current | $\begin{gathered} \mathrm{VO}=3.0 \mathrm{~V} . \text { Ports A, B, C } \\ \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \end{gathered}$ | -50 | -450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+128^{\circ} \mathrm{C}$ | -50 | -400 | $\mu \mathrm{A}$ |
| IBHL | Bus Hold Low Current | $\begin{gathered} \mathrm{VO}=1.0 \mathrm{~V} . \text { Port A ONLY } \\ \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \end{gathered}$ | 50 | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+128^{\circ} \mathrm{C}$ | 50 | 400 | $\mu \mathrm{A}$ |
| IDAR | Darlington Drive Current | Ports A, B, C. Test Condition 3 | -2.5 | Note 2, 4 | mA |
| ICCSB | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND. Output Open | - | 10 | $\mu \mathrm{A}$ |
| ICCOP | Operating Power Supply Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, Typical (See Note 3) | - | 1 | $\mathrm{mA} / \mathrm{MHz}$ |

## NOTES:

2. No internal current limiting exists on Port Outputs. A resistor must be added externally to limit the current.
3. $\operatorname{ICCOP}=1 \mathrm{~mA} / \mathrm{MHz}$ of Peripheral Read/Write cycle time. (Example: $1.0 \mu \mathrm{~s}$ I/O Read/Write cycle time $=1 \mathrm{~mA}$ ).
4. Tested as $\mathrm{V}_{\mathrm{OH}}$ at -2.5 mA .

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TYPICAL | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :--- |
| CIN | Input Capacitance | 10 | pF | FREQ $=1 \mathrm{MHz}$, All Measurements are referenced to <br> device GND |
| CI/O | I/O Capacitance | 20 | pF |  |

## XP8255 PLCC44 <br> XD8255-2 DIP-40

AC Electrical Specifications $\quad V_{C C}=+5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=$ Operating Temperature Range

|  | PARAMETER | 8255-5 |  | 8255 |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | MIN | MAX | MIN | MAX |  |  |

## READ TIMING

| (1) tAR | Address Stable Before $\overline{\mathrm{RD}}$ | 0 | - | 0 | - | ns |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $(2)$ tRA | Address Stable After $\overline{\mathrm{RD}}$ | 0 | - | 0 | - | ns |  |
| $(3)$ tRR | $\overline{\mathrm{RD}}$ Pulse Width | 250 | - | 150 | - | ns |  |
| $(4)$ tRD | Data Valid From $\overline{\mathrm{RD}}$ | - | 200 | - | 120 | ns | 1 |
| $(5)$ tDF | Data Float After $\overline{\mathrm{RD}}$ | 10 | 75 | 10 | 75 | ns | 2 |
| $(6)$ tRV | Time Between $\overline{\mathrm{RD}} \mathrm{s}$ and/or $\overline{\mathrm{WRs}}$ | 300 | - | 300 | - | ns |  |

## WRITE TIMING

| (7) tAW | Address Stable Before $\overline{\mathrm{WR}}$ | 0 | - | 0 | - | ns |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| (8) tWA | Address Stable After $\overline{\mathrm{WR}}$ | 20 | - | 20 | - | ns |  |
| $(9)$ tWW | $\overline{\text { WR }}$ Pulse Width | 100 | - | 100 | - | ns |  |
| $(10)$ tDW | Data Valid to $\overline{\text { WR }}$ High | 100 | - | 100 | - | ns |  |
| $(11)$ tWD | Data Valid After $\overline{\mathrm{WR}}$ High | 30 | - | 30 | - | ns |  |

## OTHER TIMING

| (12) tWB | $\overline{\mathrm{WR}}=1$ to Output | - | 350 | - | 350 | ns | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (13) tIR | Peripheral Data Before $\overline{\mathrm{RD}}$ | 0 | - | 0 | - | ns |  |
| (14) tHR | Peripheral Data After $\overline{\mathrm{RD}}$ | 0 | - | 0 | - | ns |  |
| (15) tAK | ACK Pulse Width | 200 | - | 200 | - | ns |  |
| (16) tST | STB Pulse Width | 100 | - | 100 | - | ns |  |
| (17) tPS | Peripheral Data Before STB High | 20 | - | 20 | - | ns |  |
| (18) tPH | Peripheral Data After STB High | 50 | - | 50 | - | ns |  |
| (19) tAD | ACK $=0$ to Output | - | 175 | - | 175 | ns | 1 |
| (20) tKD | ACK $=1$ to Output Float | 20 | 250 | 20 | 250 | ns | 2 |
| (21) tWOB | $\overline{\mathrm{WR}}=1$ to OBF $=0$ | - | 150 | - | 150 | ns | 1 |
| (22) tAOB | ACK = 0 to OBF = 1 | - | 150 | - | 150 | ns | 1 |
| (23) tSIB | STB $=0$ to IBF $=1$ | - | 150 | - | 150 | ns | 1 |
| (24) tRIB | $\overline{\mathrm{RD}}=1$ to $\mathrm{IBF}=0$ | - | 150 | - | 150 | ns | 1 |
| (25) tRIT | $\overline{\mathrm{RD}}=0$ to INTR $=0$ | - | 200 | - | 200 | ns | 1 |
| (26) tSIT | STB $=1$ to $\mathrm{INTR}=1$ | - | 150 | - | 150 | ns | 1 |
| (27) tAIT | ACK $=1$ to INTR = 1 | - | 150 | - | 150 | ns | 1 |
| (28) tWIT | $\overline{\mathrm{WR}}=0$ to INTR $=0$ | - | 200 | - | 200 | ns | 1 |
| (29) tRES | Reset Pulse Width | 500 | - | 500 | - | ns | 1, (Note) |

NOTE: Period of initial Reset pulse after power-on must be at least $50 \mu \mathrm{sec}$. Subsequent Reset pulses may be 500 ns minimum.

## XP8255 PLCC44 <br> XD8255-2 DIP-40

## Timing Waveforms



FIGURE 25. MODE 0 (BASIC INPUT)


FIGURE 26. MODE 0 (BASIC OUTPUT)


FIGURE 27. MODE 1 (STROBED INPUT)

## XP8255 PLCC44 XD8255-2 DIP-40

## Timing Waveforms (Continued)



FIGURE 28. MODE 1 (STROBED OUTPUT)


FIGURE 29. MODE 2 (BIDIRECTIONAL)
NOTE: Any sequence where $\overline{\mathrm{WR}}$ occurs before $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{STB}}$ occurs before $\overline{\mathrm{RD}}$ is permissible. (INTR $=\mathrm{IBF} \cdot \overline{\mathrm{MASK}} \bullet \overline{\mathrm{STB}} \bullet \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \bullet \overline{\mathrm{MASK}}$ - $\overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR})}$

## Timing Waveforms (Continued)



FIGURE 30. WRITE TIMING

## AC Test Circuit



NOTE: Includes STRAY and JIG Capacitance


FIGURE 31. READ TIMING

## AC Testing Input, Output Waveforms

| INPUT |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathrm{VIH}+0.4 \mathrm{~V}$ |  | VOH |
|  | 1.5 V |  |
| VIL - 0.4V |  | VOL |

AC Testing: All AC Parameters tested as per test circuits. Input RISE and FALL times are driven at $1 \mathrm{~ns} / \mathrm{V}$.

TEST CONDITION DEFINITION TABLE

| TEST CONDITION | V1 | R1 | R2 | C1 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1.7 V | $523 \Omega$ | Open | 150 pF |
| 2 | $\mathrm{~V}_{\mathrm{CC}}$ | $2 \mathrm{k} \Omega$ | $1.7 \mathrm{k} \Omega$ | 50 pF |
| 3 | 1.5 V | $750 \Omega$ | Open | 50 pF |

## Burn-In Circuits




NOTES:

1. $\mathrm{C} 1=0.01 \mu \mathrm{~F}$ minimum
2. All resistors are $47 \mathrm{k} \Omega \pm 5 \%$
3. $\mathrm{fO}=100 \mathrm{kHz} \pm 10 \%$
4. $\mathrm{f} 1=\mathrm{f} 0 \div 2 ; \mathrm{f} 2=\mathrm{f} 1 \div 2 ; \ldots ; \mathrm{f} 15=\mathrm{f} 14 \div 2$

Dual－In－Line Plastic Packages（DIP40）

®


NOTES：
1．Controlling Dimensions： $\operatorname{INCH}$ ．In case of conflict between English and Metric dimensions，the inch dimensions control．
2．Dimensioning and tolerancing per ANSI Y14．5M－1982．
3．Symbols are defined in the＂MO Series Symbol List＂in Section 2.2 of Publication No． 95.
4．Dimensions $\mathrm{A}, \mathrm{A} 1$ and L are measured with the package seated in JEDEC seating plane gauge GS－3．
5．D，D1，and E1 dimensions do not include mold flash or protrusions． Mold flash or protrusions shall not exceed 0.010 inch（ 0.25 mm ）．
6．E and $e_{A}$ are measured with the leads constrained to be per－ pendicular to datum - C－．
7．$e_{\mathrm{B}}$ and $e_{\mathrm{C}}$ are measured at the lead tips with the leads uncon－ strained．$e_{\mathrm{C}}$ must be zero or greater．
8．B1 maximum dimensions do not include dambar protrusions．Dam－ bar protrusions shall not exceed 0.010 inch $(0.25 \mathrm{~mm})$ ．
9． N is the maximum number of terminal positions．
10．Comer leads（1，N，N／2 and N／2＋1）for E8．3，E16．3，E18．3，E28．3， E42．6 will have a B1 dimension of $0.030-0.045$ inch $(0.76-1.14 \mathrm{~mm})$ ．

Plastic Leaded Chip Carrier Packages（PLCC）


NOTES：
1．Controlling dimension： $\mathbb{N N C H}$ ．Converted millimeter dimensions are not necessarily exact．
2．Dimensions and tolerancing per ANSI Y14．5M－1982．
3．Dimensions D1 and E1 do not include mold protrusions．Allowable mold protrusion is 0.010 inch（ 0.25 mm ）per side．Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line．
4．To be measured at seating plane -C －contact point．
5．Centerline to be determined where center leads exit plastic body
6．＂$N$＂is the number of terminal positions．

E40．6（JEDEC MS－011－AC ISSUE B） 40 LEAD DUAL－IN－LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | － | 0.250 | $\bullet$ | 6.35 | 4 |
| A1 | 0.015 | － | 0.39 | － | 4 |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 | － |
| B | 0.014 | 0.022 | 0.356 | 0.558 | $\bullet$ |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 8 |
| C | 0.008 | 0.015 | 0.204 | 0.381 | － |
| D | 1.980 | 2.095 | 50.3 | 53.2 | 5 |
| D1 | 0.005 | － | 0.13 | － | 5 |
| E | 0.600 | 0.625 | 15.24 | 15.87 | 6 |
| E1 | 0.485 | 0.580 | 12.32 | 14.73 | 5 |
| e | 0.100 | SC | 2.54 | BSC | － |
| eA | 0.600 | SC | 15.24 | BSC | 6 |
| ${ }^{\text {e }}$ B | － | 0.700 | － | 17.78 | 7 |
| L | 0.115 | 0.200 | 2.93 | 5.08 | 4 |
| N | 40 |  | 40 |  | 9 |

N44．65（JEDEC Ms－018AC ISSUE A） 44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |  |  |  |
| A | 0.165 | 0.180 | 4.20 | 4.57 | - |  |  |  |
| A1 | 0.090 | 0.120 | 2.29 | 3.04 | - |  |  |  |
| D | 0.685 | 0.695 | 17.40 | 17.65 | - |  |  |  |
| D1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |  |  |  |
| D2 | 0.291 | 0.319 | 7.40 | 8.10 | 4.5 |  |  |  |
| E | 0.685 | 0.695 | 17.40 | 17.65 | - |  |  |  |
| E1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |  |  |  |
| E2 | 0.291 | 0.319 | 7.40 | 8.10 | 4.5 |  |  |  |
| N | 44 |  |  | 44 |  |  |  | 6 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface - I/O Expanders category:
Click to view products by XINLUDA manufacturer:
Other Similar products are found below :
PCA9654EDR2G LC709006V-TLM-E PCA9654EDTR2G TC7SPN334L6X,LF(S PI4IOE5V9554LEX PI4IOE5V9555LEX PI4IOE5V6534Q2ZLWEX PI4IOE5V6416Q2LEX 41700-100 PCF8575TS/1,118 NCA9555 MCP23S18T-E/MJ PCA9539AHF,128 PCAL9554BPWJ MCP25050-E/P MCP23017T-E/ML PCF8575DB PCA9554PW. 112 MIC74YQS TCA1116RTWR PI4IOE5V9535LEX PCA9671BS,118 PI4IOE5V9539ZDEX XRA1201PIG24TR-F PI4IOE5V9535ZDEX PI4IOE5V96248ZLEX PI4IOE5V96224ZLEX HTRC11001T/02EE PCAL6408AHKX PCAL6416AEVJ PCAL9535AHF,128 CY8C9520A-24PVXIT CY8C9520A-24PVXI 20-101-1187 20-668-0030 PI4IOE5V6416ZDEX PCF8574P XD8574AP XD8574P XD8255-2 XD82C55-5 XD71055 EM4095HMSO16B IS82C59A-12 CP82C59A KTS1620ERG-TR KTS1620EWA-TR DS2408S+T\&R MAX7311AWG+ MCP25020-I/SL

