# 入可人出天下 <br> Technology Limited <br> SPI NAND FLASH 

Datasheet

Future routine revisions will occur when appropriate，without notice．Contact XTX TECHNOLOGY LIMITED， sales office to obtain the latest specifications and before placing your product order．Please also pay attention to information published by XTX TECHNOLOGY LIMITED by various means，including XTX TECHNOLOGY LIMITED．Home page（ http：／／www．xtxtech．com）；Technical Contact：fae＠xtxtech．com

## Trademarks

XTX TECHNOLOGY LIMITED name and logo，the XTX logo are trademarks or registered trademarks of XTX TECHNOLOGY LIMITED or its subsidiaries in China．XTX TECHNOLOGY LIMITED，Printed in the China，All Rights Reserved．

## Serial NAND Flash Memory

3.0V 2Gigabits Multi I/O with built in internal ECC

## Overview

The XT26G02E is a 2G-bit (256M-byte) SPI (Serial Peripheral Interface) NAND Flash memory, with advanced write protection mechanisms. The XT26G02E supports the standard Serial Peripheral Interface (SPI), Dual/Quad I/O option.

- Single-level cell (SLC) technology
- 2Gb density
- Organization
- Page size x1: 2176 bytes ( $2048+128$ bytes)
- Block size: 64 pages (128K + 8K bytes)
- Plane size: 2Gb (2 planes, 1024 blocks per plane)
- Standard and extended SPI-compatible serial bus interface
- Instruction, address on 1 pin; data out on 1,2 , or 4 pins
- Instruction on 1 pin; address, data out on 2 or 4 pins
- Instruction, address on 1 pin; data in on 1 or 4 pins
- User-selectable internal ECC supported
- 8 bits/sector
- Array performance
- 133 MHz clock frequency (MAX)
- Page read: $25 \mu$ (MAX) with on-die ECC disabled; 70 4 s (MAX) with on-die ECC enabled
- Page program: 200 $\mu \mathrm{s}$ (TYP) with on-die ECC disabled; $220 \mu \mathrm{~s}$ (TYP) with on-die ECC enabled
- Block erase: 2ms (TYP)
- Advanced features
- Read page cache mode
- Read unique ID
- Read parameter page
- Device initialization
- Automatic device initialization after power-up
- Security
- Blocks 7:0 are valid when shipped from factory with ECC enabled
- Software write protection with lock register
- Hardware write protection to freeze BP bits
- Lock tight to freeze BP bits during one power cycle
- Permanent block lock protection
- OTP Space: 10 pages one-time programmable NANDFlashmemory area
- Operating voltage range
- VCC = 2.7-3.6V
- Operating temperature
- Industrial: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Quality and reliability
- Endurance: 100,000 PROGRAM/ERASE cycles
- Data retention: JESD47H-compliant; see qualification report
- Additional: Uncycled data retention: 10 years 24/7 @85


## CONTENTS

1 Packaging Type and Pin Configurations ..... 4
2 Block Diagram ..... 5
3 Memory Mapping .....  .6
4 Array Organization ..... 7
5 Pin Description ..... 8
6 Device Operation ..... 9
6.1 SPI Modes ..... 9
6.2 SPI Protocols ..... 9
6.3 SPINAND Command Definitions ..... 10
6.4 RESET Operation ..... 11
6.5 WRITE Operations ..... 12
6.5.1 WRITE ENABLE (06h) ..... 12
6.5.2 WRITE DISABLE (04h) ..... 12
6.6 READ Operations ..... 13
6.6.1 PAGE READ (13h) ..... 13
6.6.2 READ FROM CACHE x1 (03h or 0Bh) ..... 14
6.6.3 READ FROM CACHE x2 (3Bh) ..... 15
6.6.4 READ FROM CACHE x4 (6Bh) ..... 16
6.6.5 READ FROM CACHE Dual I/O (BBh) ..... 17
6.6.6 READ FROM CACHE Quad I/O (EBh) ..... 18
6.6.7 READ PAGE CACHE RANDOM (30h) ..... 19
6.6.8 READ PAGE CACHE LAST (3Fh) ..... 21
6.6.9 READ ID (9Fh) ..... 21
6.7 Parameter Page ..... 21
6.7.1 Parameter Page Data Structure Table ..... 22
6.8 Unique ID Page ..... 23
6.9 Program Operations ..... 23
6.9.1 PAGE PROGRAM ..... 23
6.9.2 PROGRAM LOAD x1 (02h) ..... 24
6.9.3 PROGRAM EXECUTE (10h) ..... 25
6.9.4 RANDOM DATA PROGRAM x1 (84h) ..... 26
6.9.1 PROGRAM LOAD x4 (32h) and PROGRAM LOAD RANDOM DATA x4 (34h) ..... 27
6.10 INTERNALDATAMOVE ..... 27
6.11 Block Erase Operations ..... 27
6.12 Features Operations ..... 28
6.12.1 GET FEATURES (OFh) and SET FEATURES (1Fh) ..... 28
6.12.2 Feature Settings ..... 29
6.13 Security - Volatile Block Protection ..... 29
6.14 Security - Block Protection Bits ..... 30
6.15 Security - Hardware Write Protection ..... 30
6.16 Security - Device Lock Tight (LOT) ..... 31
6.17 Permanent Block Lock Protection ..... 31
6.18 PROTECTION Command (2Ch) Details ..... 32
6.19 Permanent Block Lock Protection Disable Mode ..... 32
6.20 Security - One Time Programmable (OTP) ..... 32
6.20.1 Enable OTP Access ..... 32
6.20.2 OTP Configuration States ..... 33
6.20.3 OTP Protection and Program Prevention ..... 33
6.20.4 Exit OTP ..... 33
6.21 Configuration Registers for Security ..... 33
6.22 Status Register ..... 34
6.23 ECC Protection ..... 34
6.24 Error Management ..... 36
6.25 SPINORReadConfiguration ..... 38
6.26 Power-Up and Power-Down ..... 40
7 Electrical Specifications ..... 42
7.1 Absolute Maximum Ratings ..... 42
7.2 Operating Conditions ..... 42
7.3 AC Measurement Conditions ..... 42
7.4 PinCapacitance ..... 42
7.5 DC Characteristics ..... 43
7.6 AC Characteristics ..... 43
7.7 PROGRAM/READ/ERASE Characteristics. ..... 44
8 Ordering Information ..... 43
9 Package Information ..... 44
9.1 8-Pad LGA8 (8*6mm) ..... 44
9.2 24-Ball TFBGA ( $6 * 8 \mathrm{~mm}$ ) ..... 45
10 Revision History. ..... 46

## 1 Packaging Type and Pin Configurations

XT26G02E is offered in an 8-pin LGA $8 \times 6 \mathrm{~mm}^{2}$ or a 24 -ball TFBGA $8 \times 6 \mathrm{~mm}^{2}$ as shown below. Package diagram and dimension are illustrated at the end of this datasheet.


Pin Description

| PIN NO. | PIN NAME | I/O | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{CS} \mathrm{\#}$ | I | Chip Select Input |
| 2 | $\mathrm{DO}\left(\mathrm{DQ}_{1}\right)$ | $\mathrm{I} / \mathrm{O}$ | Data Output (Data Input Output 1) ${ }^{(1)}$ |
| 3 | $\mathrm{WP} \mathrm{\#}\left(\mathrm{DQ}_{2}\right)$ | $\mathrm{I} / \mathrm{O}$ | Write Protect Input (Data Input Output 2) ${ }^{(2)}$ |
| 4 | VSS |  | Ground |
| 5 | $\mathrm{DI}\left(\mathrm{DQ}_{0}\right)$ | $\mathrm{I} / \mathrm{O}$ | Data Input (Data Input Output 0) ${ }^{(1)}$ |
| 6 | CLK | I | Serial Clock Input |
| 7 | $\mathrm{HOLD} \mathrm{\#}\left(\mathrm{DQ}_{3}\right)$ | $\mathrm{I} / \mathrm{O}$ | Hold Input (Data Input Output 3) ${ }^{(2)}$ |
| 8 | VCC |  | Power Supply |
| 9 | NC |  | Not internal connection; can be driven or floated. |

## Note:

1. DQ0 and DQ1 are used for Dual SPI instructions.
2. DQ0 - DQ3 are used for Quad SPI/DDR instructions

## 2 Block Diagram



## 3 Memory Mapping



Notes: 1. The 12 -bit column address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are "out of bounds," do not exist in the device, and cannot be addressed.
2. Block RA6 controls the plane selection.

## 4 Array Organization

Table1. Array Organization

| Each Device has | Each plane has | Each block has | Each page has | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $256 \mathrm{M}+16 \mathrm{M}$ | $128 \mathrm{M}+8 \mathrm{M}$ | $128 \mathrm{~K}+8 \mathrm{~K}$ | $2 \mathrm{~K}+128$ | bytes |
| $2 \times 1024 \times 64$ | $1024 \times 64$ | 64 | - | Pages |
| 2048 | 1024 | - | - | Blocks |

Figure1. Array Organization


## 5 Pin Description

| Symbol | Type | Description |
| :---: | :---: | :---: |
| CS\# | Input | Chip select: Places the device in active power mode when driven LOW. Deselects the device and places SO at High-Z when HIGH. After power-up, the device requires a falling edge on CS\# before any command can be written. <br> The device goes into standby mode when no PROGRAM, ERASE, or WRITE STATUS REGISTER operation is in progress. <br> In the case of write-type instructions, CS\# must be driven HIGH after a whole sequence is completed. Single command and address sequences and array-based operations are registered on CS\#. |
| SCK | Input | Serial clock: Provides serial interface timing. Latches commands, addresses, and data on SI on the rising edge of SCK. Triggers output on SO after the falling edge of SCK. While CS\# is HIGH, keep SCK at VCC or GND (determined by mode 0 or mode 3). Do not toggle SCK until CS\# is driven LOW. |
| WP\# | Input | Write protect: When LOW, prevents overwriting block lock bits (BP[3:0] and TB) if the block register write disable (BRWD) bit is set. <br> WP\# must not be driven by the host during a x4 READ operation. If the device is deselected, this pin defaults as an input pin. |
| HOLD\# | Input | Hold: Hold functionality is disabled by default except the special part numbers. Contact XTX Sales representatives for details. When enabled, the external pull-up resistor is necessary to avoid accidental operation being placed on hold. <br> HOLD\# pauses any serial communication with the device without deselecting it. To start the HOLD condition, the device must be selected, with CS\# driven LOW. During HOLD status (HOLD\# driven LOW), SO is High-Z and all inputs at SI and SCK are ignored. Hold mode starts at the falling edge of HOLD\#, provided SCK is also LOW. If SCK is HIGH when HOLD\# goes LOW, hold mode is kicked off at the next falling edge of SCK. Similarly, hold mode is exited at the rising edge of HOLD\#, provided SCK is also LOW. If SCK is HIGH, hold mode ends after the next falling edge of SCK. HOLD\# must not be driven by the host during the $x 4$ READ operation. |
| $\begin{gathered} \hline \mathrm{SI} / \mathrm{IOO}, \mathrm{SO} / \mathrm{IO} 1, \\ 102, \text { IO3 } \end{gathered}$ | 1/0 | Serial I/O: The bidirectional I/O signals transfer address, data, and command information. The device latches commands, addresses, and data on the rising edge of SCK, and data is shifted out on the falling edge of the SCK. If the device is deselected, $I O[0,2]$ defaults as an input pin and $\operatorname{IO}[1,3]$ defaults as an output pin. <br> SI must not be driven by the host during $\times 2$ or $\times 4$ READ operations. |
| $\mathrm{V}_{\text {cc }}$ | Supply | $\mathrm{V}_{\mathrm{cc}}$ : Supply voltage |
| $\mathrm{V}_{\text {ss }}$ | Supply | $\mathrm{V}_{\text {ss }}$ : Ground |
| DNU | - | Do not use: Must be left floating. |
| NC | - | No Connect: Not internal connection; can be driven or floated. |

## 6 Device Operation

### 6.1 SPI Modes

The device can be driven by a microcontroller with its SPI running in either of two modes depending on clock polarity (CPOL) and clock phase (CPHA) settings:

- $\mathrm{CPOL}=0, \mathrm{CPHA}=0($ Mode 0$)$
- $\mathrm{CPOL}=1, \mathrm{CPHA}=1($ Mode 3$)$

Input data is latched in on the rising edge of SCK, and output data is available from the falling edge of SCK for both modes.

The difference between the two modes, shown here, is the clock polarity when the bus master is in standby mode and not transferring data.

- SCK remains at 0 for CPOL $=0, \mathrm{CPHA}=0$ (Mode 0 )
- $\operatorname{SCK}$ remains at 1 for CPOL $=1, \mathrm{CPHA}=1$ (Mode 3$)$

Figure2. SPI Modes Timing


Notes: 1. While CS\# is HIGH, keep SCK at $\mathrm{V}_{\mathrm{CC}}$ or GND (determined by mode 0 or mode 3). Do not begin toggling SCK until after CS\# is driven LOW.
2. All timing diagrams shown in this data sheet are mode 0 .

### 6.2 SPI Protocols

Standard SPI: Command, address, and data are transmitted on a single data line. Input on SI is latched in on the rising edge of SCK. Output on SO is available on the falling edge of SCK.

Extended SPI: An extension of the standard SPI protocol. Command and address are transmitted on a single data line through SI. Data are transmitted on two or four data lines, IO[3:0], depending on the command.

SPI NAND

### 6.3 SPI NAND Command Definitions

Table2. SPI NAND Command Set

| Command | Op Code | Address Bytes | Dummy Bytes | Data Bytes | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | FFh | 0 | 0 | 0 | Reset the device |
| GET FEATURES | OFh | 1 | 0 | 1 | Get features |
| SET FEATURES | 1 Fh | 1 | 0 | 1 | Set features |
| READ ID | 9Fh | 0 | 1 | 2 | Read device ID |
| PAGE READ | 13h | 3 | 0 | 0 | Array read |
| READ PAGE CACHE RAN- DOM | 30h | 3 | 0 | 0 | Cache read |
| READ PAGE CACHE LAST | 3Fh | 0 | 0 | 0 | Ending of cache read |
| READ FROM CACHE x1 | 03h, 0Bh | 2 | 1 | 1 to 2176 | Output cache data at column address |
| READ FROM CACHE x2 | 3Bh | 2 | 1 | 1 to 2176 | Output cache data on IO[1:0] |
| READ FROM CACHE x4 | 6Bh | 2 | 1 | 1 to 2176 | Output cache data on IO[3:0] |
| READ FROM CACHE Dual 10 | BBh | 2 | 1 | 1 to 2176 | Input address/Output cache data on IO[1:0] |
| READ FROM CACHE Quad IO | EBh | 2 | 2 | 1 to 2176 | Input address/Output cache data on $\mathrm{IO}[3: 0]$ |
| WRITEENABLE | 06h | 0 | 0 | 0 | Sets the WEL bit in the status register to 1; required to enable operations that change the content of the memory array |
| WRITE DISABLE | 04h | 0 | 0 | 0 | Clears the WEL bit in the status register to 0; required to disable operations that change the content of the memory array |
| BLOCK ERASE | D8h | 3 | 0 | 0 | Block erase |
| PROGRAM EXECUTE | 10h | 3 | 0 | 0 | Array program |
| PROGRAM LOAD $\times 1$ | 02h | 2 | 0 | 1 to 2176 | Load program data into cache register on SI |
| PROGRAM LOAD $\times 4$ | 32h | 2 | 0 | 1 to 2176 | Load program data into cache register on SO[3:0] |
| PROGRAM LOAD RANDOM DATA x1 | 84h | 2 | 0 | 1 to 2176 | Overwrite cache register with input data on SI |
| $\begin{array}{\|l\|} \hline \text { PROGRAM LOAD RANDOM } \\ \text { DATA } x 4 \\ \hline \end{array}$ | 34h | 2 | 0 | 1 to 2176 | Overwrite cache register with input data on SO[3:0] |
| PERMANENT BLOCK LOCK PROTECTION | 2 Ch | 3 | 0 | 0 | Permanently protect a specific group of blocks |

### 6.4 RESET Operation

The RESET command (FFh) is used to put the memory device into a known condition and to abort the command sequence in progress. READ, PROGRAM, and ERASE com- mands can be aborted while the device is in the busy state. Once the RESET command is issued to the device, it will take tPOR to reset. During this period, the GET FEATURE command could be issued to monitor the status (OIP) except for 4Gb stacked device. For 4Gb stacked device, no command should be issued until tPOR. The contents of the memory location being programmed or the block being erased are no longer valid. The first page data of the first block is auto-loaded to the cache register.

All other status register bits will be cleared. The ECC status register bits will be updated after a reset. The configuration register bits CFG[2:0] will be cleared after a reset. All the other configuration register bits will not be reset. The block lock register bits will not be cleared after reset until the device is power cycled or is written to by SET FEATURE command.

Figure3. RESET (FFh) Timing


### 6.5 WRITE Operations

### 6.5.1 WRITE ENABLE (06h)

The WRITE ENABLE (06h) command sets the WEL bit in the status register to 1 . Write enable is required in the following operations that change the contents of the memory array:

- PAGE PROGRAM
- otP areaprogram
- block ERASE

Figure4. WRITE ENABLE (06h) Timing


### 6.5.2 WRITE DISABLE (04h)

The WRITE DISABLE ( 04 h ) command clears the WEL bit in the status register to 0 , disa- bling the following operations:

- PAGE PROGRAM
- OTP AREA PROGRAM
- BLOCK ERASE

Figure5. WRITE DISABLE (04h) Timing


### 6.6 READ Operations

### 6.6.1 PAGE READ (13h)

The PAGE READ (13h) command transfers data from the NAND Flash array to the cache register. It requires a 24-bit address consisting of 7 dummy bits and a 17-bit block/page address (8 dummy bits followed by an 16-bit block/page address for 1Gb). After the block/page address is registered, the device starts the transfer from the main array to the cache register. During this data transfer busy time of ${ }^{t} R D$, the GETFEATURES command can be issued to monitor the operation.

Following successful completion of PAGE READ, the READ FROM CACHE command must be issued to read data out of cache. The command sequence is as follows to trans- fer data from array to output:

- 13h (PAGE READ command to cache)
- OFh (GET FEATURES command to read the status)
- 03h or OBh (READ FROM CACHE)
- 3Bh (READ FROM CACHE x2)
- 6Bh (READ FROM CACHE x4)
- BBh (READ FROM CACHE Dual I/O)
- EBh (READ FROM CACHE Quad I/O)

Figure6. PAGE READ (13h) Timing



### 6.6.2 READ FROM CACHE x1 (03h or OBh)

The READ FROM CACHE x1 command enables sequentially reading one or more data bytes from the cache buffer. The command is initiated by driving CS\# LOW, shifting in command opcode 03h/OBh, followed by a 16 bit column address and 8-bit dummy clocks. Both the commands run at fast mode.

Data is returned from the addressed cache buffer, MSB first, on SO at the falling edge of SCK. The address is automatically incremented to the next higher address after each byte of data is shifted out, enabling a continuous stream of data. This command is com- pleted by driving CS\# HIGH.

Figure7. READ FROM CACHE (03h or OBh) Timing


### 6.6.3 READ FROM CACHE $\times 2$ (3Bh)

The READ FROM CACHE x2 (3Bh) command is similar to READ FROM CACHE x1 (03h or OBh) except that data is output on the following two pins, enabling data transfer at twice the rate: IOO(SI) and IO1(SO).

Figure8. READ FROM CACHE x2


Note: 1. Plane select is a dummy bit for 1 Gb devices.

### 6.6.4 READ FROM CACHE x4 (6Bh)

The READ FROM CACHE $\times 4$ ( 6 Bh ) command is similar to READ FROM CACHE $\times 1$ com- mand, but with the capability to output data across four data lines.

Figure9. READ FROM CACHE x4


Note: 1. Plane select is a dummy bit for 1 Gb devices.

### 6.6.5 READ FROM CACHE Dual I/O (BBh)

The READ FROM CACHE Dual IO (BBh) command enables improved random access while maintaining two IO pins, IOO and IO1. It is similar to the READ FROM CACHE 22 ( 3 Bh ) command but with capability to input either the column address or the dummy clocks two bits per clock, thereby reducing command overhead. Refer to the Electrical Specifications for the supported frequency

Figure10. READ FROM CACHE Dual I/O


VID Don't Care
Note: 1. Plane select is a dummy bit for 1 Gb devices.

### 6.6.6 READ FROM CACHE Quad I/O (EBh)

The READ FROM CACHE Quad I/O (EBh) command is similar to the READ FROM CACHE Dual I/O (BBh) command except that address and data bits are input and out- put through four pins: IOO, IO1, IO2, and IO3. The quad IO dramatically reduces com- mand overhead, enabling faster random access to the cache buffer. Refer to the Electri- cal Specifications for the supported frequency.

Figure11. READ FROM CACHE Quad I/O


Note: 1. Plane select is a dummy bit for 1 Gb devices.

### 6.6.7 READ PAGE CACHE RANDOM (30h)

The READ PAGE CACHE RANDOM (30h) command reads the specified block and page into the data register while the previous page is output from the cache register. This command is accepted by the die when it is ready ( $O I P=0, C R B S Y=0$ ). This command is used to improve the read throughput as follows:

1. 13h-PAGE READ to cache
2. OFh - GET FEATURE command to the read status until OIP status bit is changed from 1 to 0
3. $30 h$ - READ PAGE CACHE RANDOM command to transfer data from data register to cache register and kick off the next page transfer from array to data register
4. OFh - GET FEATURE command to read the status until OIP status bit is changed from 1 to 0
5. $03 \mathrm{~h}, \mathrm{OBh}, 3 \mathrm{Bh}, 6 \mathrm{Bh}, \mathrm{BBh}$, or EBh - READ FROM CACHE TO OUTPUT command
6. OFh - GET FEATURE command to read the status until CRBSY $=0$
7. Repeat step 3 to step 6 to read out all expected pages until last page
8. 3 Fh - READ PAGE CACHE LAST command to end the read page cache sequence and copy a last page from the data register to the cache register
9. OFh - GET FEATURE command to read the status until OIP status bit is changed from 1 to 0 $10.03 \mathrm{~h}, \mathrm{OBh}, 3 \mathrm{Bh}, 6 \mathrm{Bh}, \mathrm{BBh}$, or EBh - READ FROM CACHE TO OUTPUT command to read out last page from cache register to output

The READ PAGE CACHE RANDOM command requires a 24 bit address consisting of 8 dummy bits followed by a 16-bit block/page address for 1 Gb device or 7 dummy bits followed by a 17-bit block/page address for 2 Gb or higher devices. After the block/page addresses are registered, the device starts to transfer data from data register to cache register for ${ }^{t}$ RCBSY. After ${ }^{\text {tRCBSY}}$, OIP bit (through GET FEATURE command to check this status bit) goes to 0 from 1, indicating that the cache register is available and that the specified page in the READ PAGE CACHE RANDOM command is copying from the the Flash array to the data register. At this point, data can be output from the cache reg- ister beginning at the column address specified by READ FROM CACHE commands. The status register CRBSY bit value remains at 1, indicating that the specified page in READ PAGE CACHE RANDOM command is copying from the Flash array to the data register; CRBSY returns to 0 to indicating the copying from array is completed. During ${ }^{t} R C B S Y$, the error check and correction is also performed.

Note: With an on-die ECC-enabled die, ECC is executed after data is transferred from the data register to the cache register; therefore, ${ }^{\text {t} R C B S Y ~ i n c l u d e s ~ t h i s ~ E C C ~ t i m e, ~ w h i c h ~ m u s t ~ b e ~ f a c t o r e d ~ i n ~}$ when checking the OIP status.

Figure12. READ PAGE CACHE RANDOM Sequence






官


$\stackrel{\circ}{\circ}$

 UTB Donit care

### 6.6.8 READ PAGE CACHE LAST (3Fh)

The READ PAGE CACHE LAST (3Fh) command ends the READ PAGE CACHE RANDOM sequence and copies a page from the data register to the cache register. This command is accepted by the die when it is ready ( $O I P=0, C R B S Y=0$ ). After this command is issued, the status register bit OIP goes HIGH and the device is busy ( $C R B S Y=0, O I P=1$ ) for ${ }^{t}$ RCBSY. Address is not applied in this command sequence. When data is completely copied to cache register, OIP goes LOW and READ FROM CACHE commands could be issued to output data.

### 6.6.9 READ ID (9Fh)

READ ID reads the 2-byte identifier code programmed into the device, which includes ID and device configuration data as shown in the table below.

| Byte | Description | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Byte 0 | Manufacturer ID | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 2 Ch |
| Byte 1 | 2Gb 3.3V Device ID | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 h |

Figure13. READ ID (9Fh) Timing


### 6.7 Parameter Page

The following command flow must be issued by the memory controller to access the parameter page contained within XTX SPI devices:

1. $1 \mathrm{Fh}-\mathrm{SET}$ FEATURES command with a feature address of BOh and data value for $\mathrm{CFG}[2: 0]=010 \mathrm{~b}$ ( to access OTP/Parameter/UniqueID pages).
2. 13 h - PAGE READ command with a block/page address of $0 x 01 \mathrm{~h}$, and then check the status of the read completion using the GET FEATUR ES (OFh) command with a feature address of COh.
3. $03 h-R E A D F R O M$ CACHE command with an address of 0xOOh to read the data out of the NAND device (see the following Parameter Page Data Structure table for a description of the contents

SPI NAND
of the parameter page.)
4. 1Fh - SET FEATURES command with a feature address of BOh and data value of 00 h to exit the parameter page reading.

### 6.7.1 Parameter Page Data Structure Table

Table3. Parameter Table

| Byte | Description | Value (hex) |
| :---: | :---: | :---: |
| 0-3 | Parameter page signature | 4Fh, 4Eh, 46h, 49h |
| 4-5 | Revision number | 00h |
| 6-7 | Feature support | 00h |
| 8-9 | Optional commands support | 06h, 00h |
| 10-31 | Reserved | 00h |
| 32-43 | Device manufacturer | 4Dh, 49h, 43h, 52h, 4Fh, 4Eh, 20h, 20h, 20h, 20h, 20h, 20h |
| 44-63 | Device model: MT29F2G01ABAGDSF | $4 \mathrm{Dh}, 54 \mathrm{~h}, 32 \mathrm{~h}, 39 \mathrm{~h}, 46 \mathrm{~h}, 32 \mathrm{~h}, 47 \mathrm{~h}, 30 \mathrm{~h}, 31 \mathrm{~h}, 41 \mathrm{~h}, 42 \mathrm{~h}, 41 \mathrm{~h}, 47 \mathrm{~h}$, 44h, 53h, 46h, 20h, 20h, 20h, 20h |
| 44-63 | Device model: MT29F2G01ABAGD12 | $4 \mathrm{Dh}, 54 \mathrm{~h}, 32 \mathrm{~h}, 39 \mathrm{~h}, 46 \mathrm{~h}, 32 \mathrm{~h}, 47 \mathrm{~h}, 30 \mathrm{~h}, 31 \mathrm{~h}, 41 \mathrm{~h}, 42 \mathrm{~h}, 41 \mathrm{~h}, 47 \mathrm{~h}$, 44h, 31h, 32h, 20h, 20h, 20h, 20h |
| 44-63 | Device model: MT29F2G01ABAGDWB | $4 \mathrm{Dh}, 54 \mathrm{~h}, 32 \mathrm{~h}, 39 \mathrm{~h}, 46 \mathrm{~h}, 32 \mathrm{~h}, 47 \mathrm{~h}, 30 \mathrm{~h}, 31 \mathrm{~h}, 41 \mathrm{~h}, 42 \mathrm{~h}, 41 \mathrm{~h}, 47 \mathrm{~h}$, 44h, 57h, 42h, 20h, 20h, 20h, 20h |
| 64 | Manufacturer ID | 2Ch |
| 65-66 | Date code | 00h |
| 67-79 | Reserved | 00h |
| 80-83 | Number of data bytes per page | 00h, 08h, 00h, 00h |
| 84-85 | Number of spare bytes per page | 80h, 00h |
| 86-89 | Number of data bytes per partial page | 00h, 02h, 00h, 00h |
| 90-91 | Number of spare bytes per partial page | 20h, 00h |
| 92-95 | Number of pages per block | 40h, 00h, 00h, 00h |
| 96-99 | Number of blocks per unit | 00h, 08h, 00h, 00h |
| 100 | Number of logical units | 01h |
| 101 | Number of address cycles | 00h |
| 102 | Number of bits per cell | 01h |
| 103-104 | Bad blocks maximum per unit | 28h, 00h |
| 105-106 | Block endurance | 01h, 05h |
| 107 | Guaranteed valid blocks at beginning of | 08h |
| 108-109 | Block endurance for guaranteed valid | 00h |
| 110 | Number of programs per page | 04h |
| 111 | Partial programming attributes | 00h |
| 112 | Number of ECC bits | 00h |
| 113 | Number of interleaved address bits | 00h |
| 114 | Interleaved operation attributes | 00h |
| 115-127 | Reserved | 00h |
| 128 | I/O pin capacitance | 08h |
| 129-130 | Timing mode support | 00h |
| 131-132 | Program cache timing | 00h |
| 133-134 | tPROG maximum page program time | 58h, 02h |
| 135-136 | tERS maximum block erase time | 10h, 27h |
| 137-138 | tR maximum page read time | 46h, 00h |

SPI NAND

| $139-140$ | tCCS minimum | 00 h |
| :--- | :--- | :--- |
| $141-163$ | Reserved | 00 h |
| $164-165$ | Vendor-specific revision number | 00 h |
| $166-179$ | Vendor specific | $01 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 00 \mathrm{~h}, 02 \mathrm{~h}, 02 \mathrm{~h}$, B0h, 0Ah, |
| $180-247$ | Reserved | 00 h |
| 248 | ECC maximum correct ability | 08 h |
| 249 | Die select feature | 00 h |
| $250-253$ | Reserved | 00 h |
| $254-255$ | Integrity CRC | Set at Test |
| $256-512$ | 2nd copy of the parameter table |  |
| $513-768$ | 3rd copy of the parameter table |  |
| $769-2048$ | Additional redundant parameter pages |  |

### 6.8 Unique ID Page

The following command flow must be issued by the memory controller to access the unique ID page contained within the device:

1. Issue a SET FEATURES (1Fh) command on a feature address of BOh and data value of 40h (Access to OTP, Parameter, Unique ID pages, ECC disable).
2. Issue a PAGE READ (13h) command on a block/page address of $0 \times 00 \mathrm{~h}$, and then poll the status register OIP bit until device ready using the GET FEATURES (OFh) command issued on a feature address of COh.
3. Issue a READ FROM CACHE ( 03 h ) command on an address of $0 x 00 \mathrm{~h}$ to read the unique ID data out of the NAND device.
4. To exit reading the unique ID page, issue a SET FEATURES (1Fh) command with a feature address of BOh and data value of 10h or OOh (main array READ, ECC enable/disable).

The device stores 16 copies of the unique ID data. Each copy is 32 bytes: the first 16 bytes are unique data, and the second 16 bytes are the complement of the first 16 bytes. The host should XOR the first 16 bytes with the second 16 bytes. If the result is 16 bytes of $F F h$, that copy of the unique ID data is correct. If a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data.

### 6.9 Program Operations

### 6.9.1 PAGE PROGRAM

A PAGE PROGRAM operation sequence enables the host to input 1 byte to 2176 bytes of data within a page to a cache register, and moves the data from the cache register to the specified block and page address in the array. Only four partial-page programs are allowed on a single page. If more than 2176 bytes are loaded, then those additional bytes are ignored by the cache register.

The page program sequence is as follows:

- •06h (WRITE ENABLE command)
- •02h (PROGRAM LOAD command)
- • 10h (PROGRAM EXECUTE command)
-     - OFh (GET FEATURES command to read the status)


### 6.9.2 PROGRAM LOAD x1 (02h)

Prior to performing the PROGRAM LOAD operation, a WRITE ENABLE (06h) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. WRITE ENABLE is fol- lowed by a PROGRAM LOAD (02h) command. The PROGRAM LOAD command consists of an 8 -bit op code, followed by 3 dummy bits, followed by a plane select (if available) and a 12 -bit column address, and then the data bytes to be programmed. The data bytes are loaded into a cache register that is 2176 bytes long. Only four partial-page programs are allowed on a single page. If more than 2176 bytes are loaded, those additional bytes are ignored by the cache register. The command sequence ends when CS\# goes from LOW to HIGH.

Figure14. PROGRAM LOAD (02h) Timing


Note: 1. Plane select is a dummy bit in 1 Gb device.

### 6.9.3 PROGRAM EXECUTE (10h)

The PROGRAM EXECUTE command consists of an 8-bit op code, followed by a 24 -bit address. After the page/block address is registered, the device starts the transfer from the cache register to the main array and is busy for tPROG time. During this busy time, the status register can be polled to monitor the status of the operation (refer to the status register section). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.

Figure15. PROGRAM EXECUTE (10h) Timing


### 6.9.4 RANDOM DATA PROGRAM x1 (84h)

The RANDOM DATA PROGRAM operation programs or replaces data in a page with ex- isting data. The random data program sequence is as follows:

- 06h (WRITE ENABLE command)
- 84h (PROGRAM LOAD RANDOM DATA command)
- 10h (PROGRAM EXECUTE command)
- OFh (GET FEATURES command to read the status)

The PROGRAM LOAD RANDOM DATA x1 (84h) operation is similar to PROGRAM LOAD x1 (02h). The difference is that PROGRAM LOAD X1command will reset the cache buffer to an all FFh value, while PROGRAM LOAD RANDOM DATA X1command will only up- date the data bytes that are specified by the command input sequence, and the rest of data in the cache buffer will remain unchanged. If the random data is not sequential, then another PROGRAM LOAD RANDOM DATA x1 (84h) command must be issued with a new column address. After the data is loaded, a PROGRAM EXECUTE (10h) command can be issued to start the programming operation.

Figure16. PROGRAM LOAD RANDOM DATA (84h) Timing


Note: 1. Plane select is a dummy bit in 1Gb device.

### 6.9.1 PROGRAM LOAD x4 (32h) and PROGRAM LOAD RANDOM DATA x4 (34h)

The PROGRAM LOAD x4 (32h) and RANDOM DATA x 4 (34h) is similar to PROGRAM LOAD x1 (02h) command and RANDOM DATA x1 (84h), but with the capability to input the data across four data lines.

Figure17. PROGRAM LOAD $\times 4$ (32h) Timing


### 6.10 INTERNAL DATA MOVE

The INTERNAL DATA MOVE command programs or replaces data in a page with existing data. The internal data move command sequence is as follows:

- 13h (PAGE READ command to cache)
- 06h (WRITE ENABLE command)
- 84h (PROGRAM LOAD RANDOM DATA command)
- 10h (PROGRAM EXECUTE command)
- 0Fh (GET FEATURES command to read the status)

Note: If the random data is not sequential, another PROGRAM LOAD RANDOM DATA (84h) command must be issued with the new column address

### 6.11 Block Erase Operations

The BLOCK ERASE (D8h) command is used to erase at the block level. The blocks are organized as 64 pages per block, 2176 bytes per page ( $2048+128$ bytes). Each block is 136 KB . The BLOCK ERASE command (D8h) operates on one block at a time. The command sequence for the BLOCK ERASE operation is as follows:

- 06h (WRITE ENABLE command)
- D8h (BLOCK ERASE command)
- OFh (GET FEATURES command to read the status register)

Prior to performing the BLOCK ERASE operation, a WRITE ENABLE (06h) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. If the WRITE ENABLE command is not issued, then the rest of the erase sequence is ignored. A WRITE ENA- BLE command must be followed by a BLOCK ERASE (D8h) command. This command requires a 24bit address consisting of dummy bits followed by a valid block address. After the address is registered, the
control logic automatically controls timing and ERASE and VERIFY operations. The device is busy for ${ }^{\text {t }}$ ERS time during the BLOCK ERASE operation. The GET FEATURES (OFh) command can be used to monitor the status of the operation. (See the following figure.)

Figure18. BLOCK ERASE (D8h) Timing


### 6.12 Features Operations

### 6.12.1 GET FEATURES (OFh) and SET FEATURES (1Fh)

The GET FEATURES (OFh) and SET FEATURES (1Fh) commands either monitor the device status or alter the device configuration from the default at power-on. These commands use a 1-byte feature address to determine which feature is to be read or modified. Features such as OTP protect, block locking, SPI NOR like protocol configuration, and ECC correction can be managed by setting specific bits in feature addresses. Typically, the status register at feature address COh is read to check the device status, except WEL, which is a writable bit with the WRITE ENABLE (06h) command.

SPI NAND
When a feature is set, it remains active until the device is power cycled or the feature is written to. Unless specified otherwise, when the device is set, it remains set even if a RE-SET (FFh) command is issued. CFG[2:0] will be cleared to 000 after a reset and the device is back to normal operation.

Figure19. GET FEATURES (OFh) Timing

$7 / 7$ Don't Care

Figure20. SET FEATURES (1Fh) Timing


### 6.12.2 Feature Settings

Table4. Feature Address Settings and Data Bits

| Register | Feature Address | Feature Data Bits |  |  |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Block lock | $\begin{gathered} \text { Address = AOh; } \\ \text { Access }=\text { R/W } \end{gathered}$ | BRWD | BP3 | BP2 | BP1 | BP0 | TB | WP\#/HOLD\# Disable | - | 1, 2 |
| Configuration | $\begin{gathered} \text { Address = B0h; } \\ \text { Access }=\text { R/W } \end{gathered}$ | CFG2 | CFG1 | LOT_EN | ECC_EN | - | - | CFG0 | - | 1 |
| Status | $\begin{gathered} \text { Address = COh; } \\ \text { Access = R } \end{gathered}$ | CRBSY | ECCS2 | ECCS1 | ECCSO | P_Fail | E_Fail | WEL | OIP | 1 |
| Die select | $\begin{gathered} \text { Address = DOh; } \\ \text { Access }=\text { R/W } \end{gathered}$ | - | DS0 | - | - | - | - | - | - | 1 |

Notes: 1. See the corresponding register bit description in Security Features, ECC Protection, Sta- tus Register, and Read Protocol - Similar to SPI NOR sections.
2. When the WP\#/HOLD\# disable bit is at the default value of 0 , and with BRWD set to 1 and WP\# LOW, block lock registers [7:2] cannot be changed.

### 6.13 Security - Volatile Block Protection

The block lock feature protects the entire device or ranges of device blocks from the PROGRAM and ERASE operations. The SET FEATURE command must be issued to alter the state of block protection. After power-up, the device is in the locked state by default; block lock register bits BP[3:0] and TB are 1. Reset will not modify the block protection state. When a PROGRAM/ERASE command is issued to a
locked block, a status register P_Fail bit or E_Fail bit will be set to indicate the operation failure.

The following command sequence unlocks all blocks after power-up: The SET FEA- TURES register write ( 1 Fh ) operation is issued, followed by the feature address (AOh). Then, 00h is issued on data bits to unlock all blocks.

### 6.14 Security - Block Protection Bits

Table5. Block Lock Register Block Protect Bits

| TB | BP3 | BP2 | BP1 | BPO | Protected Portion | Protected Blocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | None-all unlocked | None |
| 0 | 0 | 0 | 0 | 1 | Upper 1/1024 locked | 2046:2047 |
| 0 | 0 | 0 | 1 | 0 | Upper 1/512 locked | 2044:2047 |
| 0 | 0 | 0 | 1 | 1 | Upper 1/256 locked | 2040:2047 |
| 0 | 0 | 1 | 0 | 0 | Upper 1/128 locked | 2032:2047 |
| 0 | 0 | 1 | 0 | 1 | Upper 1/64 locked | 2016:2047 |
| 0 | 0 | 1 | 1 | 0 | Upper 1/32 locked | 1984:2047 |
| 0 | 0 | 1 | 1 | 1 | Upper 1/16 locked | 1920:2047 |
| 0 | 1 | 0 | 0 | 0 | Upper 1/8 locked | 1792:2047 |
| 0 | 1 | 0 | 0 | 1 | Upper 1/4 locked | 1536:2047 |
| 0 | 1 | 0 | 1 | 0 | Upper 1/2 locked | 1024:2047 |
| 1 | 0 | 0 | 0 | 0 | All unlocked | None |
| All others |  |  |  |  | All locked | 0:2047 |
| 1 | 0 | 0 | 0 | 1 | Lower 1/1024 locked | 0:1 |
| 1 | 0 | 0 | 1 | 0 | Lower 1/512 locked | 0:3 |
| 1 | 0 | 0 | 1 | 1 | Lower 1/256 locked | 0:7 |
| 1 | 0 | 1 | 0 | 0 | Lower 1/128 locked | 0:15 |
| 1 | 0 | 1 | 0 | 1 | Lower 1/64 locked | 0:31 |
| 1 | 0 | 1 | 1 | 0 | Lower 1/32 locked | 0:63 |
| 1 | 0 | 1 | 1 | 1 | Lower 1/16 locked | 0:127 |
| 1 | 1 | 0 | 0 | 0 | Upper 1/8 locked | 0:255 |
| 1 | 1 | 0 | 0 | 1 | Lower 1/4 locked | 0:511 |
| 1 | 1 | 0 | 1 | 0 | Lower 1/2 locked | 0:1023 |
| 1 | 1 | 1 | 1 | 1 | All locked (default) | 0:2047 |

### 6.15 Security - Hardware Write Protection

Hardware write protection prevents the block protection state from hardware modifications.

The following command sequence enables hardware write protection: The SET FEATURE command is issued on feature address AOh. Then, the WP\#/Hold\# disable bit state is set to 0 as the default after power up.

The BRWD bit is operated in conjunction with WP\#/Hold\# disable bit. When BRWD is set to 1 and WP\# is LOW, none of the other block lock register bits [7:2] can be set. The block lock state cannot be changed, regardless of what is unlocked or locked. Also, when the WP\#/Hold\# disable bit is set to 1, the hardware protected mode is disabled. The default value of BRWD and WP\#/Hold\# disable bits $=0$
after power up.

### 6.16 Security - Device Lock Tight (LOT)

The lock tight mode prevents the block protection state from software modifications. After it is enabled, this mode cannot be disabled by a software command. Also, BP, TB, and BRWD bits are protected from further software changes. Only another power cycle can disable the lock tight mode.

The following command sequence enables the lock tight mode: The SET FEATURES register write (1Fh) operation is issued, followed by the feature address (BOh). Then, da- ta bits are set to enable LOT (LOT_EN bit = 1).

When the hardware write protection mode is disabled during quad or x 4 mode, lock tight can be used to prevent a block protection state change.

### 6.17 Permanent Block Lock Protection

48 blocks per die ( 0 to 47) can be permanently locked using PROTECT command. The PROTECT command provides nonvolatile, irreversible protection of up to twelve groups ( 48 blocks). Implementation of the protection is group-based, which means that a mini- mum of one group (4 blocks) is protected when the PROTECT command is issued. Be- cause block protection is nonvolatile, a power-on or power-off sequence does not affect the block status after the PROTECT command is issued. The device is shipped from the factory with no blocks protected so that users can program or erase the blocks before issuing the PROTECT command. Block protection is also irreversible in that when pro- tection is enabled by issuing the PROTECT command, the protected blocks can no longer be programmed or erased. If permanent lock is disabled, PROTECT command would be ignored. As with any command that changes the memory contents, the WRITE ENABLE must be executed. If this command is not issued, then the protection command is ignored. WRITE ENABLE must be followed by a PROTECTION command (2Ch).

The following PROTECT sequence is used:

- 06h (WRITE ENABLE)
- 2Ch (permanent block lock protection)
- 24-bit address (see the PROTECTION Command Details)
- After ${ }^{\text {t}}$ PROG time, use GET FEATURE command ( 0 Fh ) with feature address COh to verify P _Fail bit

Figure21. PROTECT Command Cycle


SPI NAND

### 6.18 PROTECTION Command (2Ch) Details

To enable protection, the PROTECTION command consists of an 8-bit command code, followed by a 24-bit address ( 8 dummy bits and an 16-bit page/block address for 1 Gb or 7 dummy bits and an 17bit page/ block address for 2 Gb die). Row address bits $11,10,9,8$ (named as Y ) input the targeted block group information. Where $Y$ defines the group of blocks to be protected. There are 12 Groups $Y$ where $\mathrm{Y}=0000 \mathrm{~b}-1011 \mathrm{~b}$ :

- $\mathrm{Y}=0000$ protects $\mathrm{Group} 0=$ blks $0,1,2,3$.
- $\mathrm{Y}=0001$ protects Group1 = blks 4, 5, 6, 7 .
- • ......
- $\mathrm{Y}=1011$ protects Group11 = blks 44, 45, 46, 47 .

After ${ }^{\text {tPROG, }}$ the targeted block groups are protected. Upon PROTECT operation failure, the status register reports a value of $0 C h$ ( $P$ _FAIL = 1 and WEL = 1). Upon PROTECT op- eration success, the status register reports a value of OOh.

Note: There is no status register to check the PROTECT status of a block or a group. A permanent blocks table should be maintained and updated after a group is protected.

### 6.19 Permanent Block Lock Protection Disable Mode

This mode disables the ability to accept the PROTECTION command. Running this command sequence ensures no more groups can ever be permanently locked.

The following disable PROTECT sequence is used

- SET FEATURE command (1Fh) with BOh mode and data value C 2 h
- 06h (WRITE ENABLE)
- 10h (Execute with block/page address as '0')
- After ${ }^{\text {t PROG }}$ time, use GET FEATURE command ( 0 Fh ) with feature address COh to ver- ify P_Fail bit


### 6.20 Security - One Time Programmable (OTP)

This device offers a protected, one-time programmable NAND Flash memory area. Ten full pages (10 x 2176 bytes per page) per die are available, and the entire range is guar- anteed. Customers can choose how to use the OTP area, such as programming serial numbers or other data for permanent storage. The OTP area can't be erased. When ECC is enabled, data written in the OTP area is ECC protected. Besides some additional configuration bits are described in this section.

### 6.20.1 Enable OTP Access

OTP access needs to be enabled in order to read and write to the OTP region. When the die is in OTP operation mode, all subsequent page program or page read commands are applied to the OTP area. SET FEATURES command (1Fh) with feature address BOh and data 50h (OTP operation mode with ECC enabled) or 40h (OTP operation mode with ECC disabled ) are used to enable the OTP access.

After OTP access is enabled, the following sequence is used to program one or more pages

- WRITE ENABLE command (06h)
- PROGRAM EXECUTE command (10h) with the row address of page (OTP page ad- dress range 02h-


## 0Bh)

- Verify until OIP bit not busy using GET FEATURE command (OFh) with feature ad-dress COh
- Using GET FEATURE command (OFh) with feature address COh, verify if P_FAIL bit is 0 for the successful operation.

After OTP access is enabled, the following sequence is used to read one or more pages

- PAGE READ command (13h) with the page address (02h-0Bh)
- Verify until OIP bit is not busy using GET FEATURE command (OFh) with feature ad- dress COh
- Page data using READ FROM CACHE command (03h).


### 6.20.2 OTP Configuration States

To check the status of OTP data protect, SPI NOR read enable, or permanent block Lock protection, the following sequence is used

- SET FEATURES command (1Fh) with feature address B0h and data (C0h for OTP data protect bit, 82h for NOR read protocol enable bit, C 2 h for permanent block lock disa- ble bit)
- PAGE READ command (13h) with address 0
- Verify until OIP bit not busy using GET FEATURE command (OFh) with feature ad- dress COh
- READ FROM CACHE command (03h) with address 0
- Expect the read from cache data all 1 for the mode disabled or all " 0 " for enabled.

Note: Configuration status of CFG[2:0] can be read using GET FEATURE command (OFh) with feature address BOh.

### 6.20.3 OTP Protection and Program Prevention

This mode is used to prevent further programming of the pages in the OTP area. To protect and prevent programming the OTP area, the following sequence is used

- SET FEATURES command (1Fh) with feature address B0h and data COh (CFG[2:0] = 110b)
- WRITE ENABLE command (06h)
- PROGRAM EXECUTE command (10h) with the row address 00h
- Verify until OIP bit not busy and P_FAIL bit 0 using GET FEATURE command ( 0 Fh ) with status register address COh.


### 6.20.4 Exit OTP

To exit from OTP operation mode and return the device to normal array operation mode, the SET FEATURES command (1Fh) is issued. This is followed by setting the fea- ture address = BOh and data CFG[2:0] = 000b. Last, the RESET (FFh) command is issued.

### 6.21 Configuration Registers for Security

| CFG2 | CFG1 | CFG0 | State |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Normal operation |
| 0 | 1 | 0 | Access OTP area/Parameter/Unique ID |
| 1 | 1 | 0 | Access to OTP data protection bit to lock OTP area |
| 1 | 0 | 1 | Access to SPI NOR read protocol enable mode |
| 1 | 1 | 1 | Access to permanent block lock protection disable mode |

### 6.22 Status Register

The device has an 8-bit status register that software can read during the device opera- tion. All bits are read-only register except WEL, which could be changed by WRITE DIS- ABLE (04h) and WRITE ENABLE (06h) commands. None of bits can be changed by SET FEATURE command (1Fh).The status register can be read by issuing the GET FEA- TURES (OFh) command, followed by the feature address (COh). The status register will output the status of the operation.

## Table6. Status Register Bit Descriptions

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| 7 | Cache read busy (CRBSY) | This bit is set (CRBSY = 1) when READ PAGE CACHE RANDOM command is executing; this bit remains a 1 until the page specified at READ PAGE CACHE RANDOM command is transferred from array to data register. When the bit is 0 , the device is in the ready state and background read page cache operation is completed. <br> RESET command is acceptable during CRBSY = 1 and could halt background read page cache operation and download first page at block 0 into cache register at default. |
| 6 | ECC status register (ECCS2) | See ECC Protection for the ECC status definition. <br> ECC status is set to 000b either following a RESET or at the beginning of the READ. It is then updated after the device completes a valid READ operation. <br> ECC status is invalid if ECC is disabled (via a SET FEATURES command to get access the configuration register). <br> After a power-up RESET, ECC status is set to reflect the contents of block 0, page 0. |
| 5 | ECC status register (ECCS1) |  |
| 4 | ECC status register (ECCSO) |  |
| 3 | Program fail (P_Fail) | Indicates that a program failure has occurred ( $P$ _Fail = 1). This bit will also be set if the user attempts to program an invalid address or a locked or protected region, including the OTP area. <br> This bit is cleared during the PROGRAM EXECUTE command sequence or a RESET command (P_Fail = 0). |
| 2 | Erase fail (E_Fail) | Indicates that an erase failure has occurred (E_Fail = 1). This bit will also be set if the user attempts to erase a locked region or if the ERASE operation fails. <br> This bit is cleared $\left(E \_\right.$Fail $\left.=0\right)$ at the start of the BLOCK ERASE command sequence or a RESET command. |
| 1 | Write enable latch (WEL) | Indicates the current status of the write enable latch (WEL) and must be set (WEL = 1) prior to issuing a PROGRAM EXECUTE or BLOCKERASE command. It is set by issuing the WRITE ENABLE command. <br> WEL can also be cleared $(W E L=0)$ by issuing the WRITE DISABLE command or a successful PROGRAM/ERASE operation. |
| 0 | Operation in progress (OIP) | This bit is set (OIP = 1 ) when a PROGRAM EXECUTE, PAGE READ, READ PAGE CACHE LAST, BLOCK ERASE, READ PAGE CACHE RANDOM (within ${ }^{\text {RCBSY }}$ to wait for cache register readiness) or RESET command or a power-up initialization is executing; the device is busy. When the bit is 0 , the interface is in the ready state. |

### 6.23 ECC Protection

The device offers an 8-bit data corruption protection by offering internal ECC to obtain the data integrity. The internal ECC can be enabled or disabled by setting the ECC_EN bit in the configuration register. ECC is enabled after device power-up by default. The READ and PROGRAM commands operate with internal ECC by default. Reset will not change the existing configuration. To enable/disable ECC after power on, perform the following command sequence:

- Issue the SET FEATURES command (1Fh)
- Issue configuration register address (BOh)
- Then: To enable ECC, set bit 4 (ECC enable) to 1 ; To disable ECC, clear bit 4 (ECC ena- ble) to 0

During a PROGRAM operation, the device calculates an expected ECC code on the ECC- protected bytes in the cache register, before the page is written to the NAND Flash array. The ECC code is stored in the spare area of the page.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the expected ECC code value read from the array. If a 1-8-bit error is detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status register bit indicates whether or not the error correction is successful. The table below describes the ECC protection scheme used throughout a page.

Note: The unique ID and parameter page are not ECC-protected areas. Multiple copies are provided for parameter page to obtain the data integrity. XOR method is provided for unique ID to verify the data.

With internal ECC, users must accommodate the following (details provided in table below):

- Spare area definitions
- WRITEs are supported for main and spare areas (user meta data I and II). WRITEs to the ECC area are prohibited
When using partial-page programming, the following conditions must both be met:
- In the main user area and user meta data area I, single partial-page programming op- erations must be used
- Within a page, a maximum of four partial-page programming operations can be per- formed

Table7. ECC Status Register Bit Descriptions

| Bit 2 | Bit 1 | Bit 0 | Description |  |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | No errors |  |
| 0 | 0 | 1 | $1-3$ bit errors detected and corrected |  |
| 0 | 1 | 0 | Bit errors greater than 8 bits detected and not corrected |  |
| 0 | 1 | 1 | $4-6$ bit errors detected and corrected. Indicates data refreshment might be taken |  |
| 1 | 0 | 1 | -8 bit errors detected and corrected. Indicates data refreshment must be taken to guarantee <br> data retention |  |
| Others |  |  |  | Reserved |

SPI NAND

| Min Byte Address | Max Byte Address | ECC Protected | Area | Description |
| :---: | :---: | :---: | :---: | :---: |
| 000h | 1FFh | Yes | Main 0 | User Main data 0 |
| 200h | 3FFh | Yes | Main 1 | User Main data 1 |
| 400h | 5FFh | Yes | Main 2 | User Main data 2 |
| 600h | 7FFh | Yes | Main 3 | User Main data 3 |
| 800h | 803h | No | Spare 0 | Reserved (bad block data) |
| 804h | 807h | No | Spare 1 | User meta data II |
| 808h | 80Bh | No | Spare 2 | User meta data II |
| 80Ch | 80Fh | No | Spare 3 | User meta data II |
| 810h | 813h | No | Spare 0 | User meta data II |
| 814h | 817h | No | Spare 1 |  |
| 818h | 81Bh | No | Spare 2 |  |
| 81Ch | 81Fh | No | Spare 3 |  |
| 820h | 827h | Yes | Spare 0 | User meta data I |
| 828h | 82Fh | Yes | Spare 1 |  |
| 830h | 837h | Yes | Spare 2 |  |
| 838h | 83Fh | Yes | Spare 3 |  |
| 840h | 84Fh | Yes | Spare 0 | ECC for Main/Spare 0 |
| 850h | 85Fh | Yes | Spare 1 | ECC for Main/Spare 1 |
| 860h | 86Fh | Yes | Spare 2 | ECC for Main/Spare 2 |
| 870h | 87Fh | Yes | Spare 3 | ECC for Main/Spare 3 |

### 6.24 Error Management

This NAND Flash device is specified to have the minimum number of valid blocks ( $\mathrm{N}_{\mathrm{VB}}$ ) of the total available blocks per die shown in the table below. This means the devices may have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the min- imum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below $\mathrm{N}_{\mathrm{VB}}$ during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used relia- bly in systems that provide bad-block management and error-correction algorithms. This ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every loca- tion in the first page of each invalid block. It may not be possible to program every loca- tion in an invalid block with the bad-block mark. However, the first spare area location in each bad block is guaranteed to contain the bad-block mark. This method is compli- ant with ONFI factory defect mapping requirements. See the following table for the bad-block mark.

SPI NAND
XT26G02E
System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Be-cause invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased.

Table9. Error Management Details

| Description | Requirement |
| :--- | :--- |
| Minimum number of valid blocks per die $\left(\mathrm{N}_{\mathrm{VB}}\right)$ | 2008 |
| Total available blocks per die | 2048 |
| First spare area location in the first page of each block | Byte 2048 |
| Value programmed for bad block at the first byte of spare area | 00h |
| Minimum required ECC | 8 -bit ECC per sector (544) bytes of data |
| Minimum ECC with internal ECC enabled | 8-bit ECC per 512 bytes (user data) +8 bytes <br> (Spare) +16 bytes (ECC data) |

SPI NAND

### 6.25 SPI NOR Read Configuration

Some chipset vendors may have already designed in SPI NOR IP to support system boot; address allocation on clock cycle in SPI NAND read from cache protocol will cause incompatibility. To be dropin compatible to SPI NOR read protocol, this device offers an alternative solution to implement 03h/OBh commands, as are done with SPI NOR. Refer to the Electrical Specifications for detail timing requirement. This solution would be enabled using the following command sequence:

- SET FEATURE command (1Fh) with feature address B0h and CFG bits[2:0] = 101b (ac- cess SPI NOR read protocol enable mode)
- WRITE ENABLE command (06h)
- PROGRAM EXECUTE command (10h) with block/page address all 0
- GET FEATURE command (OFh) with status register address COh to check until device is ready (OIP bit clear) and verify that P_FAIL bit is not set
- SET FEATURE command (1Fh) with feature address B0h and CFG bits[2:0] $=000 \mathrm{~b}$ (re- turn to normal operation mode)
- GET FEATURE command (0Fh) at address BOh and CFG bits[2:0] = 101b to verify all 0; all 1 indicates SPI NOR mode not enabled.

It is a nonvolatile configuration setting and power cycle will not recover it back to SPI NAND default mode. The rest of the SPI NAND commands still work in this configuration.

Figure22. Read from Cache (03h)


Note: 1. SPI NOR compatible. Plane select bit not available in 1Gb device and can be used as a dummy bit.

Figure23. Fast Read from Cache (OBh)


Note: 1. SPI NOR compatible. Plane select bit not available in 1Gb device and can be used as a dummy bit.

### 6.26 Power-Up and Power-Down

At power-up and power-down, the device must not be selected; that is, CS\# must follow the voltage applied on $\mathrm{V}_{\mathrm{cc}}$ until $\mathrm{V}_{\mathrm{cc}}$ reaches the correct values: $\mathrm{V}_{\mathrm{cc}, \text { min }}$ at power-up and $\mathrm{V}_{\mathrm{ss}}$ at powerdown. XTX NAND Flash devices are designed to prevent data corruption during power transitions. $V_{c c}$ is internally monitored and when $\mathrm{V}_{\mathrm{cc}}$ reaches the write inhibit voltage $\mathrm{V}_{\mathrm{W}}$, a minimum of $250 \mu \mathrm{~s}$ must elapse before issuing a RESET (FFh) command. After issuing the RESET command, 1.25 ms must elapse before issuing any other command. GET FEATURE command could be issued to poll the status register (OIP) before the first access. Normal precautions must be taken for supply line decou- pling to stabilize the $\mathrm{V}_{\mathrm{CC}}$ supply. Each device in a system should have the $\mathrm{V}_{\mathrm{CC}}$ line de- coupled by a suitable capacitor (typically 100nF) close to the package pins.

Note: For power cycle testing, the system must not initiate the power-up se- quence until $\mathrm{V}_{\mathrm{cc}}$ drops down to OV.

Figure24. SPI Power-Up


Figure25. SPI Power-Up Timing


We have developed an alternative SPI NAND sequence that does not require issuing an explicit RESET (FFh) command upon power-up. This is default device initialization setting. When device $V_{\text {cc }}$ has reached the write inhibit voltage, the device automatically kicks off the initialization. At default setting, first page data would be automatically loaded into cache register. During the initialization,

GET FEATURE command could be is- sued to poll the status register (OIP) before the first access; Or, the first access can occur 1.25 ms after $V_{C C}$ reaches $V_{C C, \text { min }}$.

Figure26. Alternative SPI Power-Up Timing


Note: 1. Poll status register OIP bit is allowed during device initialization.

Stresses greater than those listed can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condi- tions above values in this specification is not guaranteed. Exposure to absolute maxi- mum rating conditions for extended periods can affect reliability.

## 7 Electrical Specifications

### 7.1 Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage (SPI) | $\mathrm{V}_{\mathrm{CC}}$ | -0.6 | 4.6 | V |
| $\mathrm{I} / \mathrm{O}$ voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.6 | 4.6 | V |
| Operating temperature (ambient) | $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

Note: 1.During infrequent, nonperiodic transitions and for periods less than 20ns, voltage potential between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{CC}}$ may undershoot to -2.0 V or overshoot to $\mathrm{V}_{\mathrm{CC} \_\mathrm{MAX}}+2.0 \mathrm{~V}$.

### 7.2 Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.7 | 3.3 | 3.6 | V |
| Ambient operating temperature (industrial) | $\mathrm{T}_{\mathrm{A}}$ | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |

### 7.3 AC Measurement Conditions

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Load Capacitance | $\mathrm{C}_{\mathrm{L}}$ | $30 / 10$ |  | pF |
| Input rise and fall time | - | - | 5 | ns |
| Input rise and fall time $(>100 \mathrm{MHz})$ | - | - | 1.5 | ns |
| Input pulse voltage ${ }^{1}$ | - | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Input timing reference voltages | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output timing reference voltages | - | $\mathrm{V}_{\mathrm{CC}} / 2$ |  | V |

Note: 1.These are Min/Max specifications for dual/quad operations.

Figure27. AC Measurement I/O Waveform


### 7.4 Pin Capacitance

| Description | Symbol | Test <br> Conditions | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/output capacitance (IO0, IO1, IO2, IO3) | $\mathrm{C}_{\mathbb{I N}}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 9 | pF |
| Input capacitance (other pins) | $\mathrm{C}_{\mathbb{I N}}$ | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | - | 9 | pF |

SPI NAND
Notes: 1.These parameters are verified in device characterization and are not $100 \%$ tested.
2.The value includes the silicon and package together.

### 7.5 DC Characteristics

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | $0.7 \times \mathrm{V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.4$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | -0.5 | - | $0.3 \times \mathrm{V}_{\mathrm{CC}}$ | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}-0.2$ | - | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |
| Input leakage current | $\mathrm{I}_{\mathrm{LI}}$ | - | - | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| Output leakage current | $\mathrm{I}_{\mathrm{LO}}$ | - | - | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| Page read current | $\mathrm{I}_{\mathrm{CC}}$ | - | - | 25 | 35 | mA |
| Program current | $\mathrm{I}_{\mathrm{CC} 4}$ | - | - | 20 | 25 | mA |
| Erase current | $\mathrm{I}_{\mathrm{CC}}$ | - | - | 20 | 25 | mA |
| Standby current | $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{CE} \mathrm{\#}=\mathrm{V}_{\mathrm{CC}} ; \mathrm{VIN}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | 15 | 50 | $\mu \mathrm{~A}$ |

Notes: 1. Typical values are given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. These parameters are verified in device characterization and are not $100 \%$ tested.

### 7.6 AC Characteristics

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Clock frequency ${ }^{1,2}$ | ${ }^{\text {f }}$ C | - | 133 | MHz |
| Clock LOW time | ${ }^{\text {t }}$ WL | 3.375 | - | ns |
| Clock HIGH time | ${ }^{\text {tW }}$ W | 3.375 | - | ns |
| Clock LOW time (SPI NOR read 03h mode at 20 MHz ) | ${ }^{\text {t }}$ WL | 22.5 | - | ns |
| Clock HIGH time (SPI NOR read 03h mode at 20 MHz ) | ${ }^{\text {tW }}$ H | 22.5 | - | ns |
| Clock rise time | ${ }^{\text {t }}$ CRT | 1.3 | - | V/ns |
| Clock fall time | ${ }^{\text {t }}$ CFT | 1.3 |  | V/ns |
| Command deselect time | ${ }^{\text {t }} \mathrm{CS}$ | 30 | - | ns |
| Chip select\# active setup/hold time relative to SCK | ${ }^{\text {t CSSS/CSH }}$ | 3.375 | - | ns |
| Chip select\# non-active setup/hold time relative to SCK | ${ }^{\text {t }}$ CSH | 2.5 | - | ns |
| Output disable time | ${ }^{\text {t }}$ IS | - | 6 | ns |
| Data input setup time | ${ }^{\text {t }}$ SUDAT | 2.5 | - | ns |
| Data input hold time | tHDDAT | 1.75 | - | ns |
| Clock LOW to output valid (30pF) | ${ }^{\text {t }}$ V | - | 6 | ns |
| Clock LOW to output valid (10pF) | ${ }^{\text {tV }}$ | - | 5 | ns |
| Clock LOW to output valid (similar to SPI NOR 20 MHz read 30pF) | ${ }^{\text {V}}$ | - | 30 | ns |
| Clock LOW to output valid (similar to SPI NOR 20 MHz read 10pF) | ${ }^{\text {t }}$ V | - | 28 | ns |
| Output hold time (30pF) | ${ }^{\text {tho }}$ | 2 | - | ns |
| Output hold time (10pF) | thO | 1.5 | - | ns |
| Output hold time (SPI NOR similar to 20 MHz read 30pF) | ${ }^{\text {tho }}$ | 0 | - | ns |
| Output hold time (SPI NOR similar to 20 MHz read 10pF) | ${ }^{\text {tho }}$ | 0 | - | ns |
| WP\# hold time | tWPH | 100 | - | ns |
| WP\# setup time | tWPS | 20 | - | ns |

SPI NAND
Notes:

1. Read from Cache Dual I/O (BBh) and Quad I/O (EBh) can run up to 108 MHz .
2. When read protocol similar to SPI NOR is enabled, Read from Cache 03h command can run up to 20 MHz , while read from Cache OBh command can run up to 133 MHz .

### 7.7 PROGRAM/READ/ERASE Characteristics

| Parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| BLOCK ERASE operation time (128KB) | ${ }^{\text {t }}$ ERS | 2 | 10 | ms |
| PROGRAM PAGE operation time (ECC disabled) | tPROG | 200 | 600 | $\mu \mathrm{s}$ |
| PROGRAM PAGE operation time (ECC enabled) |  | 220 | 600 |  |
| Page read time (ECC disabled) | ${ }^{\text {tRD }}$ | - | 25 | $\mu \mathrm{s}$ |
| Page read time (ECC enabled) |  | 46 | 70 |  |
| Data transfer time from data register to cache register (internal ECC disabled) | tRCBSY | - | 5 | $\mu \mathrm{s}$ |
| Data transfer time from data register to cache register (internal ECC enabled) |  | 40 | 50 | $\mu \mathrm{s}$ |
| Power-on reset time (device initialization) from $\mathrm{V}_{\text {cc }}$ MIN | tPOR | - | 1.25 | ms |
| Write inhibit voltage | $\mathrm{V}_{\mathrm{WI}}$ | - | 2.5 | V |
| Reset time for READ, PROGRAM, and ERASE operations (internal ECC disabled) | ${ }^{\text {tRST }}{ }^{1}$ | - | 30/35/525 | $\mu \mathrm{s}$ |
| Reset time for READ, PROGRAM, and ERASE operations (internal ECC enabled) |  | - | 75/80/570 | $\mu \mathrm{s}$ |
| Number of partial-page programming operations supported | NOP ${ }^{2}$ | - | 4 | - |

Notes: 1. For first RESET condition after power-up, tRST will be 1.25 ms maximum. For stacked die, no command should be issued during this time.
2. In the main user area and in user meta data area I, single partial-page programming operations must be used. Within a page, the user can perform a maximum of four partial page programming operations.

Figure28. WP\# Timing


Figure29. Serial Input Timing


Figure30. Serial Output Timing


## 8 Ordering Information



## 9 Package Information

### 9.1 8-Pad LGA8 (8*6mm)



Dimensions

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | y | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| mm | Min | 0.70 |  |  | 0.35 | 7.95 | 3.25 | 5.95 | 4.15 |  | 0.00 | 0.40 |
|  | Nom | 0.75 |  | 0.20 | 0.40 | 8.00 | 3.40 | 6.00 | 4.30 | 1.27 |  | 0.50 |
|  | Max | 0.80 | 0.05 |  | 0.45 | 8.05 | 3.50 | 6.05 | 4.40 |  | 0.05 | 0.60 |
| Inch | Min | 0.028 |  |  | 0.014 | 0.313 | 0.128 | 0.234 | 0.163 |  | 0.00 | 0.016 |
|  | Nom | 0.030 |  | 0.008 | 0.016 | 0.315 | 0.134 | 0.236 | 0.169 | 0.05 |  | 0.020 |
|  | Max | 0.032 | 0.002 |  | 0.019 | 0.317 | 0.138 | 0.238 | 0.173 |  | 0.002 | 0.024 |

### 9.2 24-Ball TFBGA (6*8mm)



Note:
Ball land: 0.45 mm . Ball Opening: 0.35 mm
PCB ball land suggested $<=0.35 \mathrm{~mm}$

## Dimensions

| Symbol | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit | Min | Nom | Max | Min | Nom | Max |
| A | --- | --- | 1.20 | --- | --- | 0.047 |
| A1 | 0.25 | 0.30 | 0.35 | 0.010 | 0.012 | 0.014 |
| b | 0.35 | 0.40 | 0.45 | 0.014 | 0.016 | 0.018 |
| D | 7.95 | 8.00 | 8.05 | 0.313 | 0.315 | 0.317 |
| D1 | 5.00 BSC |  |  | 0.197 BSC |  |  |
| E | 5.95 | 6.00 | 6.05 | 0.234 | 0.236 | 0.238 |
| E1 | 3.00 BSC |  |  | 0.118 BSC |  |  |
| e | 1.00 BSC |  |  | 0.039 BSC |  |  |

## 10 Revision History

| Version No | Description | Date |
| :---: | :---: | :---: |
| A.1.0 | Initial Release | Sep-11-2019 |
| A.1.1 | Modify the format | Mar-04-2020 |

## 深圳市芯天下技术有限公司 <br> XTX Technology Limited

深圳市龙岗区坂田街道雅宝路1号星河 WORLD F 座 19 楼
19F，Tower F，Phase 3，Galaxy World，No．1，Yabao Road，Bantian Subdistrict，Longgang District，Shenzhen，China
Tel：（86 755） 28229862
Fax：（86 755） 28229847
Web Site：http：／／www．xtxtech．com／
Technical Contact：fae＠xtxtech．com
＊Information furnished is believed to be accurate and reliable．However，XTX Technology Limited assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use．No license is granted by implication or otherwise under any patent rights of XTX Technology Limited．Specifications mentioned in this publication are subject to change without notice．This publication supersedes and replaces all information previously supplied．XTX Technology Limited products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Limited．The XTX logo is a registered trademark of XTX Technology Limited．All other names are the property of their respective own．

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for NAND Flash category:
Click to view products by XTX manufacturer:
Other Similar products are found below :
S34ML01G200GHI000 S34ML02G200TFI003 S34MS02G200BHI000 S34MS02G200TFI000 MT29F2G08ABAEAH4:E AS5F34G04SND-
08LIN AS5F14G04SND-10LIN AS5F12G04SND-10LIN AS5F31G04SND-08LIN AS5F18G04SND-10LIN S34ML08G301TFI000
AS5F38G04SND-08LIN S34MS01G204BHI013 S34ML02G200BHI003 S34MS02G200GHI000 MT29F1G08ABAEAWP-AITX:E
S34ML02G104BHA013 ZDSD64GLGEAG ZDSD08GLGEAG FMND2G08U3D-IA FMND2G08U3D-ID FS35ND04G-S2Y2QWFI000
XT27G01ATSIGA S34ML01G100TFI500 MT29F4G08ABADAH4-IT:D TC58NVG0S3HTA00 MT29F128G08AJAAAWP-ITZ:A
MT29F64G08AFAAAWP-ITZ:A MT29F8G08ADADAH4-IT:D MX30LF4G18AC-TI MT29F2G08ABBEAH4-IT:E
MT29F2G08ABBEAHC-IT:E MT29F4G08ABADAH4:D MT29F4G08ABBDAH4:D MT29F2G01ABAGDWB-IT:G
MT29F1G01ABAFD12-AAT:F IS34ML01G084-TLI S34ML08G101BHA000 S34ML16G202BHI000 IS34MW01G164-BLI
IS34ML01G084-BLI IS34ML01G081-BLI S34ML01G200TFI900 S34MS01G200TFI903 S34MS02G204BHI010 S34ML04G200TFV000 S34ML01G200BHV000 MT29F4G08ABADAWP-IT:D S34MS04G100TFI000 MT29F32G08ABAAAWP-ITZ:A

