给您一颗快乐的＂芯＂！YS08008MR

## Features：

－Low Power Programmable Oscillator
－Any frequency between 1 MHz and 110 MHz accurate to 6 decimal places

－100\％pin－to－pin drop－in replacement to quartz－based XO
－Operating temperature from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．
－Low power consumption of 3.5 mA typical at 1.8 V
－Standby mode for longer battery life，fast startup time of 5 ms
－LVCMOS／HCMOS compatible output
－Industry－standard packages： $2.0 \times 1.6,2.5 \times 2.0,3.2 \times 2.5,5.0 \times 3.2$ ， $7.0 \times 5.0 \mathrm{~mm} \times \mathrm{mm}$

## Applications：

－Ideal for DSC，DVC，DVR，IP CAM，Tablets，e－Books，SSD， GPON，EPON，etc
－Ideal for high－speed serial protocols such as：USB，SATA，SAS， Firewire，100M／1G／10G Ethernet，etc．

## Electrical Specifications

## Table 1．Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated．Typical values are at $25^{\circ} \mathrm{C}$ and nominal supply voltage．

| Parameters | Symbol | Min． | Typ． | Max． | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Range |  |  |  |  |  |  |
| Output Frequency Range | f | 1 | － | 110 | MHz |  |
| Frequency Stability and Aging |  |  |  |  |  |  |
| Frequency Stability | F＿stab | －20 | － | ＋20 | ppm | Inclusive of initial tolerance at $25^{\circ} \mathrm{C}$ ， 1 st year aging at $25^{\circ} \mathrm{C}$ ，and variations over operating temperature，rated power supply voltage and load． |
|  |  | －25 | － | ＋25 | ppm |  |
|  |  | －50 | － | ＋50 | ppm |  |
| Operating Temperature Range |  |  |  |  |  |  |
| Operating Temperature Range | T＿use | －20 | － | ＋70 | ${ }^{\circ} \mathrm{C}$ | Extended Commercial |
|  |  | －40 | － | ＋85 | ${ }^{\circ} \mathrm{C}$ | Industrial |
| Supply Voltage and Current Consumption |  |  |  |  |  |  |
| Supply Voltage | Vdd | 1.62 | 1.8 | 1.98 | V |  |
|  |  | 2.25 | 2.5 | 2.75 | V |  |
|  |  | 2.52 | 2.8 | 3.08 | V |  |
|  |  | 2.7 | 3.0 | 3.3 | V |  |
|  |  | 2.97 | 3.3 | 3.63 | V |  |
|  |  | 2.25 | － | 3.63 | V |  |
| Current Consumption | Idd | － | 3.8 | 4.5 | mA | No load condition， $\mathrm{f}=20 \mathrm{MHz}$ ，Vdd $=2.8 \mathrm{~V}$ to 3.3 V |
|  |  | － | 3.7 | 4.2 | mA | No load condition， $\mathrm{f}=20 \mathrm{MHz}, \mathrm{Vdd}=2.5 \mathrm{~V}$ |
|  |  | － | 3.5 | 4.1 | mA | No load condition， $\mathrm{f}=20 \mathrm{MHz}, \mathrm{Vdd}=1.8 \mathrm{~V}$ |
| OE Disable Current | I＿OD | － | － | 4.2 | mA | $\mathrm{Vdd}=2.5 \mathrm{~V}$ to 3．3V，OE $=$ GND，Output in high－Z state |
|  |  | － | － | 4.0 | mA | $\mathrm{Vdd}=1.8 \mathrm{~V}, \mathrm{OE}=\mathrm{GND}$ ，Output in high－Z state |
| Standby Current | I＿std | － | 2.1 | 4.3 | $\mu \mathrm{A}$ | ST＝GND，Vdd $=2.8 \mathrm{~V}$ to 3.3 V ，Output is weakly pulled down |
|  |  | － | 1.1 | 2.5 | $\mu \mathrm{A}$ | $\overline{\mathrm{ST}}=\mathrm{GND}, \mathrm{Vdd}=2.5 \mathrm{~V}$ ，Output is weakly pulled down |
|  |  | － | 0.2 | 1.3 | $\mu \mathrm{A}$ | $\overline{\mathrm{ST}}=\mathrm{GND}, \mathrm{Vdd}=1.8 \mathrm{~V}$ ，Output is weakly pulled down |
| LVCMOS Output Characteristics |  |  |  |  |  |  |
| Duty Cycle | DC | 45 | － | 55 | \％ | All Vdds．See Duty Cycle definition in Figure 3 and Footnote 8 |
| Rise／Fall Time | Tr，Tf | － | 1 | 2 | ns | Vdd $=2.5 \mathrm{~V}, 2.8 \mathrm{~V}, 3.0 \mathrm{~V}$ or $3.3 \mathrm{~V}, 20 \%-80 \%$ |
|  |  | － | 1.3 | 2.5 | ns | Vdd $=1.8 \mathrm{~V}, 20 \%$－80\％ |
|  |  | － | － | 2 | ns | $\mathrm{Vdd}=2.25 \mathrm{~V}-3.63 \mathrm{~V}, 20 \%-80 \%$ |
| Output High Voltage | VOH | 90\％ | － | － | Vdd | $\begin{aligned} & \mathrm{IOH}=-4 \mathrm{~mA}(\mathrm{Vdd}=3.0 \mathrm{~V} \text { or } 3.3 \mathrm{~V}) \\ & \mathrm{IOH}=-3 \mathrm{~mA}(\mathrm{Vdd}=2.8 \mathrm{~V} \text { and } \mathrm{Vdd}=2.5 \mathrm{~V}) \\ & \mathrm{IOH}=-2 \mathrm{~mA}(\mathrm{Vdd}=1.8 \mathrm{~V}) \end{aligned}$ |
| Output Low Voltage | VOL | － | － | 10\％ | Vdd | $\begin{aligned} & \mathrm{IOL}=4 \mathrm{~mA}(\mathrm{Vdd}=3.0 \mathrm{~V} \text { or } 3.3 \mathrm{~V}) \\ & \mathrm{IOL}=3 \mathrm{~mA}(\mathrm{Vdd}=2.8 \mathrm{~V} \text { and } \mathrm{Vdd}=2.5 \mathrm{~V}) \\ & \mathrm{IOL}=2 \mathrm{~mA}(\mathrm{Vdd}=1.8 \mathrm{~V}) \end{aligned}$ |

给您一颗快乐的＂思＂！YS08008MR

Table 1．Electrical Characteristics（continued）

| Parameters | Symbol | Min． | Typ． | Max． | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Characteristics |  |  |  |  |  |  |
| Input High Voltage | VIH | 70\％ | － | － | Vdd | Pin 1，OE or $\overline{\text { ST }}$ |
| Input Low Voltage | VIL | － | － | 30\％ | Vdd | Pin 1，OE or $\overline{\text { ST }}$ |
| Input Pull－up Impedance | Z＿in | 50 | 87 | 150 | $\mathrm{k} \Omega$ | Pin 1，OE logic high or logic low，or $\overline{\text { ST }}$ logic high |
|  |  | 2 | － | － | $\mathrm{M} \Omega$ | Pin 1，$\overline{\text { ST logic low }}$ |
| Startup and Resume Timing |  |  |  |  |  |  |
| Startup Time | T＿start | － | － | 5 | ms | Measured from the time Vdd reaches its rated minimum value |
| Enable／Disable Time | T＿oe | － | － | 130 | ns | $\mathrm{f}=110 \mathrm{MHz}$ ．For other frequencies，T＿oe＝ $100 \mathrm{~ns}+3$＊cycles |
| Resume Time | T＿resume | － | － | 5 | ms | Measured from the time ST pin crosses $50 \%$ threshold |
| Jitter |  |  |  |  |  |  |
| RMS Period Jitter | T＿jitt | － | 1.8 | 3 | ps | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{Vdd}=2.5 \mathrm{~V}, 2.8 \mathrm{~V}, 3.0 \mathrm{~V}$ or 3.3 V |
|  |  | － | 1.8 | 3 | ps | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{Vdd}=1.8 \mathrm{~V}$ |
| Peak－to－peak Period Jitter | T＿pk | － | 12 | 25 | ps | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{Vdd}=2.5 \mathrm{~V}, 2.8 \mathrm{~V}, 3.0 \mathrm{~V}$ or 3.3 V |
|  |  | － | 14 | 30 | ps | $\mathrm{f}=75 \mathrm{MHz}, \mathrm{Vdd}=1.8 \mathrm{~V}$ |
| RMS Phase Jitter（random） | T＿phj | － | 0.5 | 0.9 | ps | $\mathrm{f}=75 \mathrm{MHz}$ ，Integration bandwidth $=900 \mathrm{kHz}$ to 7.5 MHz |
|  |  | － | 1.3 | 2 | ps | $\mathrm{f}=75 \mathrm{MHz}$ ，Integration bandwidth $=12 \mathrm{kHz}$ to 20 MHz |

Table 2．Pin Description

| Pin | Symbol | Functionality |  |
| :---: | :---: | :---: | :---: |
| 1 | OE／ST／NC | Output Enable | $\mathrm{H}^{[1]}$ ：specified frequency output <br> L：output is high impedance．Only output driver is disabled． |
|  |  | Standby | $\mathrm{H}^{[1]}$ ：specified frequency output L：output is low（weak pull down）．Device goes to sleep mode．Supply current reduces to I＿std． |
|  |  | No Connect | Any voltage between 0 and Vdd or Open ${ }^{[1]}$ ：Specified frequency output．Pin 1 has no function． |
| 2 | GND | Power | Electrical ground |
| 3 | OUT | Output | Oscillator output |
| 4 | VDD | Power | Power supply voltage ${ }^{[2]}$ |



Figure 1．Pin Assignments

Notes：
1．In OE or $\overline{\mathrm{ST}}$ mode，a pull－up resistor of $10 \mathrm{k} \Omega$ or less is recommended if pin 1 is not externally driven．
If pin 1 needs to be left floating，use the NC option．
2．A capacitor of value $0.1 \mu \mathrm{~F}$ or higher between Vdd and GND is required．

## Dimensions and Patterns



# $\overline{\overline{\bar{E}}} \overline{\overline{\overline{\#}}} \overline{\overline{\bar{I}}}{ }^{\circledR}$ 扬兴晶振 

给您一颗快乐的＂忍＂！YS08008MR

Dimensions and Patterns

| Package Size－Dimensions（Unit：mm）${ }^{[3]}$ | Recommended Land Pattern（Unit：mm）${ }^{[4]}$ |
| :---: | :---: |
| $2.5 \times 2.0 \times 0.75 \mathrm{~mm}$ |  |
| $3.2 \times 2.5 \times 0.75 \mathrm{~mm}$ |  |
| $5.0 \times 3.2 \times 0.75 \mathrm{~mm}$ |  |
| $7.0 \times 5.0 \times 0.90 \mathrm{~mm}$ |  |

Notes：
3．Top marking：$Y$ denotes manufacturing origin and $X X X X$ denotes manufacturing lot number．The value of＂$Y$＂will depend on the assembly location of the device 4．A capacitor of value $0.1 \mu \mathrm{~F}$ or higher between Vdd and GND is required．

## PART Number Guide

| Quartz Crystal Oscillator | Dimensions | Frequency <br> $(\mathrm{Hz})$ | Supply voltage <br> $(\mathrm{V})$ | Frequency <br> Stability <br> Overall <br> $(\mathrm{ppm})$ | Output | Pin | Material | Operating Temp． <br> Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O | 7050 | 100 M | E | E | H | 4 | M | I |

给您一颗快乐的＂㤁＂！YS08008MR

| Supply voltage |  |
| :---: | :---: |
| A | 1.8 V |
| E | 3.3 V |
| Contact us for specify |  |


| Frequency tolerance |  |
| :---: | :---: |
| D | $\pm 20 \mathrm{PPM}$ |
| E | $\pm 25 \mathrm{PPM}$ |
| H | $\pm 50 \mathrm{PPM}$ |


| Operating temperature |  |
| :---: | :---: |
| C | -20 to $70^{\circ} \mathrm{C}$ |
| I | -40 to $85^{\circ} \mathrm{C}$ |


| Output |  |
| :---: | :---: |
| A | CMOS |
| H | LVCMOS |

Table 3．Absolute Maximum Limits
Attempted operation outside the absolute maximum ratings may cause permanent damage to the part．Actual performance of the IC is only guaranteed within the operational specifications，not at absolute maximum ratings．

|  | Min． | Max． | Unit |
| :--- | :---: | :---: | :---: |
| Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Vdd | -0.5 | 4 | V |
| Electrostatic Discharge | - | 2000 | V |
| Soldering Temperature（follow standard Pb free soldering guidelines） | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature ${ }^{[5]}$ | - | 150 | ${ }^{\circ} \mathrm{C}$ |

Note：
5．Exceeding this temperature for extended period of time may damage the device．
Table 4．Thermal Consideration ${ }^{[6]}$

| Package | OJA，4 Layer Board <br> $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta \mathrm{JA}, \mathbf{2}$ Layer Board <br> $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta \mathrm{JC}$, Bottom <br> $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{7 0 5 0}$ | 142 | 273 | 30 |
| $\mathbf{5 0 3 2}$ | 97 | 199 | 24 |
| $\mathbf{3 2 2 5}$ | 109 | 212 | 27 |
| $\mathbf{2 5 2 0}$ | 117 | 222 | 26 |
| $\mathbf{2 0 1 6}$ | 152 | 252 | 36 |

Note：
6．Refer to JESD51 for $\theta$ JA and $\theta$ JC definitions，and reference layout used to determine the $\theta$ JA and $\theta$ JC values in the above table．
Table 5．Maximum Operating Junction Temperature ${ }^{[7]}$

| Max Operating Temperature（ambient） | Maximum Operating Junction Temperature |
| :---: | :---: |
| $70^{\circ} \mathrm{C}$ | $80^{\circ} \mathrm{C}$ |
| $85^{\circ} \mathrm{C}$ | $95^{\circ} \mathrm{C}$ |

Note：
7．Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature．
Table 6．Environmental Compliance

| Parameter | Condition／Test Method |
| :--- | :--- |
| Mechanical Shock | MIL－STD－883F，Method 2002 |
| Mechanical Vibration | MIL－STD－883F，Method 2007 |
| Temperature Cycle | JESD22，Method A104 |
| Solderability | MIL－STD－883F，Method 2003 |
| Moisture Sensitivity Level | MSL1＠260 |

给促一颗快乐的＂芯＂！YS08008MR

## Test Circuit and Waveform ${ }^{[8]}$



Figure 2．Test Circuit
Note：
8．Duty Cycle is computed as Duty Cycle $=\mathrm{TH} /$ Period

## Timing Diagrams



T＿start：Time to start from power－off
Figure 4．Startup Timing（OE／ST Mode）


Figure 6．OE Enable Timing（OE Mode Only）


Figure 3．Waveform


T＿resume：Time to resume from ST
Figure 5．Standby Resume Timing（ $\overline{\mathbf{S T}}$ Mode Only）


T＿oe：Time to put the output in High Z mode
Figure 7．OE Disable Timing（OE Mode Only） Note：
9．YSO8008MR has＂no runt＂pulses and＂no glitch＂output during startup or resume．


给您一颗快乐的＂芯＂！YS08008MR

Performance Plots ${ }^{[10]}$


Figure 8．Idd vs Frequency


Figure 10．RMS Period Jitter vs Frequency


Figure 12．20\％－80\％Rise Time vs Temperature


Figure 14．RMS Integrated Phase Jitter Random $\left(12 \mathrm{kHz}\right.$ to 20 MHz ）vs Frequency ${ }^{[11]}$


Figure 9．Frequency vs Temperature


Figure 11．Duty Cycle vs Frequency


Figure 13．20\％－80\％Fall Time vs Temperature


Figure 15．RMS Integrated Phase Jitter Random $\left(900 \mathrm{kHz}\right.$ to 20 MHz ）vs Frequency ${ }^{[11]}$

10．All plots are measured with 15 pF load at room temperature，unless otherwise stated
11．Phase noise plots are measured with Agilent E5052B signal source analyzer．Integration range is up to 5 MHz for carrier frequencies below 40 MHz ． come visit our site http：／／www．yxc．hk

俗隹一欺决乐的＂志＂！YS08008MR

## Programmable Drive Strength

The YSO8008MR includes a programmable drive strength featureto provide a simple，flexible tool to optimize the clock rise／fall time for specific applications．Benefits from the programmable drive strength feature are：
－Improves system radiated electromagnetic interference （EMI）by slowing down the clock rise／fall time
－Improves the downstream clock receiver＇s（RX）jitter by de－ creasing（speeding up）the clock rise／fall time．
－Ability to drive large capacitive loads while maintaining full

## EMI Reduction by Slowing Rise／Fall Time

Figure 16 shows the harmonic power reduction as the rise／fall times are increased（slowed down）．The rise／fall times are expressed as a ratio of the clock period．For the ratio of 0.05 ， the signal is very close to a square wave．For the ratio of 0.45 ， the rise／fall times are very close to near－triangular waveform． These results，for example，show that the 11th clock harmonic can be reduced by 35 dB if the rise／fall edge is increased from $5 \%$ of the period to $45 \%$ of the period．


Figure 16．Harmonic EMI reduction as a Function of Slower Rise／Fall Time

## Jitter Reduction with Faster Rise／Fall Time

Power supply noise can be a source of jitter for the downstream chipset．One way to reduce this jitter is to speed up the rise／fall time of the input clock．Some chipsets may also require faster rise／fall time in order to reduce their sensitivity to this type of jitter．Refer to the Rise／Fall Time Tables（Table 7 to Table 11）to determine the proper drive strength．

## High Output Load Capability

The rise／fall time of the input clock varies as a function of the actual capacitive load the clock drives．At any given drive strength，the rise／fall time becomes slower as the output load increases．As an example，for a 3．3V YSO8008 MR device with default drive strength setting，the typical rise／fall time is 1 ns for 15 pF output load．The typical rise／fall time slows down to 2.6 ns when the output load increases to 45 pF ． One can choose to speed up the rise／fall time to 1.83 ns by then increasing the drive strength setting on the YSO8008MR．

The YSO8008MR can support up to 60 pF or higher in maximum capacitive loads with drive strength settings． Refer to the Rise／Tall Time Tables（Table 7 to 11）to deter－ mine the proper drive strength for the desired combination of output load vs．rise／fall time．

## YSO8008MR Drive Strength Selection

Tables 7 through 11 define the rise／fall time for a given ca－ pacitive load and supply voltage．
1．Select the table that matches the YSO8008MR nominal supply voltage（ $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 2.8 \mathrm{~V}, 3.0 \mathrm{~V}, 3.3 \mathrm{~V}$ ）．
2．Select the capacitive load column that matches the ap－ plication requirement（ 5 pF to 60 pF ）

3．Under the capacitive load column，select the desired rise／fall times．

4．The left－most column represents the part number code for the corresponding drive strength．
5．Add the drive strength code to the part number for or－ dering purposes．

给您一颗快乐的＂㤁＂！YS08008MR

## Rise／Fall Time（20\％to $\mathbf{8 0 \%}$ ）vs C $_{\text {LOAD }}$ Tables

Table 7．Vdd $=1.8 \mathrm{~V}$ Rise／Fall Times for Specific $C_{\text {LOAD }}$

| Rise／Fall Time Typ（ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength \} \mathbf { C } _ {  LOAD  } $&{\mathbf{5} \mathbf{p F}} &{\mathbf{1 5} \mathbf{p F}} &{\mathbf{3 0} \mathbf{p F}} &{\mathbf{4 5} \mathbf{p F}} &{\mathbf{6 0} \mathbf{p F}} \\ {\hline \mathbf{L}} &{6.16} &{11.61} &{22.00} &{31.27} &{39.91} \\ {\hline \mathbf{A}} &{3.19} &{6.35} &{11.00} &{16.01} &{21.52} \\ {\hline \text { R }} &{2.11} &{4.31} &{7.65} &{10.77} &{14.47} \\ {\hline \text { B }} &{1.65} &{3.23} &{5.79} &{8.18} &{11.08} \\ {\hline \mathbf{T}} &{0.93} &{1.91} &{3.32} &{4.66} &{6.48} \\ {\hline \mathbf{E}} &{0.78} &{1.66} &{2.94} &{4.09} &{5.74} \\ {\hline \mathbf{U}} &{0.70} &{1.48} &{2.64} &{3.68} &{5.09} \\ {\hline \text { F or＂－＂：default }} &{0.65} &{1.30} &{2.40} &{3.35} &{4.56} \\ {\hline}$ |  |  |  |  |  |

Table 9．Vdd＝2．8V Rise／Fall Times for Specific C LoAd

| Rise／Fall Time Typ（ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength \} \mathbf { C } _ {  LOAD  } $&{\mathbf{5} \mathbf{p F}} &{\mathbf{1 5} \mathbf{p F}} &{\mathbf{3 0} \mathbf{p F}} &{\mathbf{4 5} \mathbf{p F}} &{\mathbf{6 0} \mathbf{p F}} \\ {\hline \mathbf{L}} &{3.77} &{7.54} &{12.28} &{19.57} &{25.27} \\ {\hline \mathbf{A}} &{1.94} &{3.90} &{7.03} &{10.24} &{13.34} \\ {\hline \text { R }} &{1.29} &{2.57} &{4.72} &{7.01} &{9.06} \\ {\hline \text { B }} &{0.97} &{2.00} &{3.54} &{5.43} &{6.93} \\ {\hline \mathbf{T}} &{0.55} &{1.12} &{2.08} &{3.22} &{4.08} \\ {\hline \text { E or＂－＂：default }} &{0.44} &{1.00} &{1.83} &{2.82} &{3.67} \\ {\hline \text { U }} &{0.34} &{0.88} &{1.64} &{2.52} &{3.30} \\ {\hline \text { F }} &{0.29} &{0.81} &{1.48} &{2.29} &{2.99} \\ {\hline}$ |  |  |  |  |  |

Table 8．Vdd＝2．5V Rise／Fall Times for Specific Cload

| Rise／Fall Time Typ（ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength \} \mathbf { C } _ {  LOAD  } $&{\mathbf{5} \mathbf{p F}} &{\mathbf{1 5} \mathbf{p F}} &{\mathbf{3 0} \mathbf{p F}} &{\mathbf{4 5} \mathbf{p F}} &{\mathbf{6 0} \mathbf{p F}} \\ {\hline \mathbf{L}} &{4.13} &{8.25} &{12.82} &{21.45} &{27.79} \\ {\hline \mathbf{A}} &{2.11} &{4.27} &{7.64} &{11.20} &{14.49} \\ {\hline \text { R }} &{1.45} &{2.81} &{5.16} &{7.65} &{9.88} \\ {\hline \text { B }} &{1.09} &{2.20} &{3.88} &{5.86} &{7.57} \\ {\hline \mathbf{T}} &{0.62} &{1.28} &{2.27} &{3.51} &{4.45} \\ {\hline \text { E or＂－＂：default }} &{0.54} &{1.00} &{2.01} &{3.10} &{4.01} \\ {\hline \mathbf{U}} &{0.43} &{0.96} &{1.81} &{2.79} &{3.65} \\ {\hline \text { F }} &{0.34} &{0.88} &{1.64} &{2.54} &{3.32} \\ {\hline}$ |  |  |  |  |  |

Table 10．Vdd $=3.0 \mathrm{~V}$ Rise／Fall Times for Specific C $_{\text {LOAD }}$

| Rise／Fall Time Typ（ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength $\backslash \mathbf{C}_{\text {LOAD }}$ | $\mathbf{5} \mathbf{p F}$ | $\mathbf{1 5} \mathbf{p F}$ | $\mathbf{3 0} \mathbf{p F}$ | $\mathbf{4 5} \mathbf{p F}$ | $\mathbf{6 0} \mathbf{p F}$ |
| $\mathbf{L}$ | 3.60 | 7.21 | 11.97 | 18.74 | 24.30 |
| $\mathbf{A}$ | 1.84 | 3.71 | 6.72 | 9.86 | 12.68 |
| $\mathbf{R}$ | 1.22 | 2.46 | 4.54 | 6.76 | 8.62 |
| B | 0.89 | 1.92 | 3.39 | 5.20 | 6.64 |
| T or＂－＂：default | 0.51 | 1.00 | 1.97 | 3.07 | 3.90 |
| $\mathbf{E}$ | 0.38 | 0.92 | 1.72 | 2.71 | 3.51 |
| $\mathbf{U}$ | 0.30 | 0.83 | 1.55 | 2.40 | 3.13 |
| $\mathbf{F}$ | 0.27 | 0.76 | 1.39 | 2.16 | 2.85 |

Table 11．Vdd＝3．3V Rise／Fall Times for Specific C LOAD

| Rise／Fall Time Typ（ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength $\backslash \mathrm{C}_{\text {LOAD }}$ | 5 pF | 15 pF | 30 pF | 45 pF | 60 pF |
| L | 3.39 | 6.88 | 11.63 | 17.56 | 23.59 |
| A | 1.74 | 3.50 | 6.38 | 8.98 | 12.19 |
| R | 1.16 | 2.33 | 4.29 | 6.04 | 8.34 |
| B | 0.81 | 1.82 | 3.22 | 4.52 | 6.33 |
| T or＂－＂：default | 0.46 | 1.00 | 1.86 | 2.60 | 3.84 |
| E | 0.33 | 0.87 | 1.64 | 2.30 | 3.35 |
| U | 0.28 | 0.79 | 1.46 | 2.05 | 2.93 |
| F | 0.25 | 0.72 | 1.31 | 1.83 | 2.61 |

给您一颗快乐的＂忍＂！YS08008MR

Pin 1 Configuration Options（OE，$\overline{\mathrm{ST}}$ ，or NC）
Pin 1 of the YSO8008MR can be factory－programmed to support three modes：Output Enable（OE），standby（ $\overline{\mathrm{ST}}$ ）or No Connect（NC）．

## Output Enable（OE）Mode

In the OE mode，applying logic Low to the OE pin only disables the output driver and puts it in $\mathrm{Hi}-\mathrm{Z}$ mode．The core of the device continues to operate normally．Power consumption is reduced due to the inactivity of the output．When the OE pin is pulled High，the output is ty pically enabled in $<1 \mu \mathrm{~s}$ ．

## Standby（ $\overline{\mathrm{ST}}$ ）Mode

In the $\overline{\text { ST }}$ mode，a device enters into the standby mode when Pin 1 pulled Low．All internal circuits of the device are turned off．The current is reduced to a standby current，typically in the range of a few $\mu \mathrm{A}$ ．When $\overline{\mathrm{ST}}$ is pulled High，the device goes through the＂resume＂process，which can take up to 5 ms ．

## No Connect（NC）Mode

In the NC mode，the device always operates in its normal mode and outputs the specified frequency regardless of the logic level on pin 1.
Table 12 below summarizes the key relevant parameters in the operation of the device in OE，$\overline{\mathrm{ST}}$ ，or NC mode．
Table 12．OE vs．$\overline{\mathrm{ST}} \mathrm{vs}$ ．NC

|  | OE | ST | NC |
| :--- | :---: | :---: | :---: |
| Active current 20 MHz （max，1．8V） | 4.1 mA | 4.1 mA | 4.1 mA |
| OE disable current（max．1．8V） | 4 mA | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| Standby current（typical 1．8V） | $\mathrm{N} / \mathrm{A}$ | $0.6 \mu \mathrm{~A}$ | $\mathrm{~N} / \mathrm{A}$ |
| OE enable time at $20 \mathrm{MHz}(\max )$ | 200 ns | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| Resume time from standby <br> （max，all frequency） | $\mathrm{N} / \mathrm{A}$ | 5 ms | $\mathrm{~N} / \mathrm{A}$ |
| Output driver in OE disable／standby mode | High Z | weak <br> pull－down | $\mathrm{N} / \mathrm{A}$ |

## Output on Startup and Resume

The YSO8008MR comes with gated output．Its clock output is accurate to the rated frequency stability within the first pulse from initial device startup or resume from the standby mode．
In addition，the YSO8008MR features＂no runt＂pulses and＂no glitch＂output during startup or resume as shown in the waveform captures in Figure 17 and Figure 18.


Figure 17．Startup Waveform vs．Vdd


Figure 18．Startup Waveform vs．Vdd （Zoomed－in View of Figure 17）

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Standard Clock Oscillators category:
Click to view products by Yangxing manufacturer:
Other Similar products are found below :
601252 F335-25 F535L-33.333 F535L-50 ASV-20.000MHZ-LR-T ECS-2018-160-BN-TR MXO45HS-2C-66.6666MHZ SiT1602BI-22-
33E-50.000000E SiT8209AI-32-33E-125.000000 SIT8918AA-11-33S-50.000000G SM4420TEV-40.0M-T1K SMA4306-TL-H F335-24
F335-40 F535L-10 F535L-12 F535L-16 F535L-24 F535L-27 F535L-48 PE7744DW-100.0M ASF1-3.686MHZ-N-K-S ASV-4.000MHZ-
LCS-T XLH735025.000JU4I8 XLP725125.000JU6I8 XO57CTECNA3M6864 ECS-2100A-147.4 601251 EP16E7E2H26.000MTR
SiT8503AI-18-33E-0.200000X SIT8918AA-11-33S-16.000000G SIT9122AI2C233E300.000000X XO37CTECNA20M XO3003 9120AC-
2D2-33E212.500000 9102AI-243N25E100.00000 8208AC-82-18E-25.00000 ASDK2-32.768KHZ-LR-T3 8008AI-72-XXE-24.545454E
8004AC-13-33E-133.33000X AS-4.9152-16-SMD-TR ASFL1-48.000MHZ-LC-T 632L3I004M00000 SIT8920AM-31-33E-25.0000
DSC1028DI2-019.2000 9121AC-2C3-25E100.00000 9102AI-233N33E100.00000X 9102AI-233N25E200.00000 9102AI-232H25S125.00000
9102AI-133N25E200.00000

