

## 8Gb 1Rank DDR3L Specification

### **Specifications**

- Density: 8G bits
- Organization
  - o 1Rank x 8 banks x 128M words x 8 bits
  - o 1Rank x 8 banks x 64M words x 16 bits
- Package
  - o 78-ball FBGA
  - o 96-ball FBGA
  - Lead-free(RoHS compliant) and Halogen-free
- Power supply:
  - VDD, VDDQ =1.35V (1.283 to 1.45V)
- Data Rate: 1600Mbps/1866Mbps (max.)
- · 2KB page size
  - Row address: AX0 to AX15 (x8)(x16)
  - Column address: AY0 to AY9; A11 (x8)
  - o Column address: AY0 to AY9 (x16)
- Eight internal banks for concurrent operation
- Burst lengths(BL): 8 and 4 with Burst Chop(BC)
- Burst type(BT)
  - Sequential (8, 4 with BC)
  - o Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13
- CAS Write Latency (CWL): 5, 6, 7, 8, 9
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ =240Ω)
- Refresh: auto-refresh, self-refresh
- Average refresh period
  - o 7.8us at TC ≤ +85°C
  - $\circ$  3.9us at TC > +85°C
- Operating temperature range
  - o TC = 0°C to +95°C (Commercial grade)
  - o TC = -40°C to +95°C (Industrial grade)

### **Features**

- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Double data-rate architecture: two data transfers per clock cycle
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
  - o Dynamic ODT
  - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT(Self Refresh Temperature) range:
  - Normal/Extended
- Auto Self-Refresh (ASR)
- Programmable output driver impedance control
- JEDEC compliant DDR3
- Row-Hammer-Free (RH-Free): detection/blocking circuit inside

### **Key Timing Parameters**

Speed Grade	Data Rate(Mbps)	CL	nRCD	nRP
-HPL	1866	13	13	13
-GML	1600	11	11	11





## **Table of Contents**

8Gb 1	Rank DDR3L Specification	1
1.	Ordering Information	3
2.	Package Ball Assignment	4
3.	Package outline drawing	5
4.	Electrical Specifications	7
5	Pin Function	17
J.	THI WILLIAM	,
6.	Command Operation	19
7	Functional Description	22



## 1. Ordering Information

Part Number	Ranks	Organization (words x bits)	Internal Banks	Speed bin (CL-nRCD-nRP)	Package	RH-Free
A3T8GF33BBF-HPL/-HPLI	1	1G × 8	0	DDR3-1866 (13-13-13)	78-ball	
A3T8GF33BBF-GML/-GMLI	1	1G × 8	8	DDR3-1600 (11-11-11)	FBGA	Yes
A3T8GF43BBF-HPL/-HPLI	1	512M × 16	0	DDR3-1866 (13-13-13)	96-ball	
A3T8GF43BBF-GML/-GMLI	1	217IAI x 10	8	DDR3-1600 (11-11-11)	FBGA	



## 2. Package Ball Assignment

78-ball, FBGA (x8 organizations)

#### 2 3 8 9 $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ VDD NU(/TDQS) VDD VSS NC VSS VSSQ OM/TDQS VSSQ $\bigcirc$ $\bigcirc$ $\bigcirc$ В VSS DOO VDDQ $\bigcirc$ $\bigcirc$ С $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ VDDQ DQ2 DQ1 DQS DQ3 VSSQ $\bigcirc$ $\bigcirc$ D $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ VSSQ VDD DQ6 /DQS VSS VSSQ Е $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ VREFDQ VDDQ DQ4 DQ7 DQ5 VDDQ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ NC VSS /RAS CK VSS NC $\bigcirc$ $\bigcirc$ $\bigcirc$ G ODT VDD /CAS CKE $\bigcirc$ $\bigcirc$ $\bigcirc$ Н /CS /WE A10(AP) $\bigcirc$ J BA0 BA2 A15 VREFCA vss Κ A3 A12(/BC) BA1 VDD A0 0 $\bigcirc$ L A5 A1 VSS VSS A2 Α4 $\bigcirc$ $\bigcirc$ $\bigcirc$ М VDD A7 A11 VDD Α9 A6 $\bigcirc$ $\bigcirc$ VSS /RESET A13

/xxx indicates active low signal

# 96 ball, FBGA (x16 organizations)

	1	2	3		7	8	9
Α	O VDDQ	O DQ13	DQ15		O DQ12	VDDQ	O vss
В	VSSQ	VDD	O vss		/DQSU	O DQ14	O VSSQ
С	VDDQ	O DQ11	O DQ9		DQSU	O DQ10	VDDQ
D	VSSQ	VDDQ	O DMU		O DQ8		O VDD
E	vss	VSSQ	O DQ0		O DML	VSSQ	VDDQ
F	O VDDQ	DQ2	DQSL		O DQ1	DQ3	VSSQ
G	VSSQ	O DQ6	/DQSL		VDD	O vss	VSSQ VSSQ
Н	O VREFDQ	VDDQ	O DQ4		O DQ7	O DQ5	O VDDQ
J	O NC	O vss	(RAS		СК	O vss	O NC
K	ODT	VDD	O /CAS		/CK	VDD	CKE
L	O NC	/cs	/WE	,	(A10(AP)	○ zQ	O NC
М	O vss	O BA0	BA2		○ A15	O VREFCA	VSS
N	○ VDD	○ A3	A0	A	\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\	O BA1	O VDD
Р	O vss	O A5	O A2		○ A1	O A4	O vss
R	VDD	O A7	O A9		O A11	O A6	O VDD
Т	vss	/RESET	O A13		O A14	O A8	O vss

Pin name	Function	Pin name	Function
A0 to A15 *3	Address inputs	CK, /CK	Differential clock input
AU to A15	A10(AP):Auto precharge	/CS *3	Chip select
	A12(/BC):Burst chop	/RAS, /CAS, /WE *3	Command input
BA0 to BA2 *3	Bank select	CKE *3	Clock enable
DQ0 to DQ7(x8)	Data input/output	ODT *3	ODT control
DQ0 to DQ15(x16)	Data Input/output	VDD	Supply voltage for internal
DQS, /DQS (x8)	Differential data strobe	VSS	Ground for internal circuit
DQSU, /DQSU, DQSL, /DQSL (x16)	Differential data strobe	VDDQ	Supply voltage for DQ circuit
DM (x8)	Write data mask	VSSQ	Ground for DQ circuit
DMU, DML (x16)	Wille data mask	VREFDQ	Reference voltage for DQ
TDQS, /TDQS (x8)	Termination data strobe	VREFCA	Reference voltage for CA
/RESET *3	Active low asynchronous reset	NC *1	No connection
ZQ	Reference pin for ZQ calibration	NU *2	Not Usable

### Notes:


- 1. Not internally connected with die
- 2. Don't connect. Internally connected
- 3. Input only pins (address, command, CKE, ODT and /RESET) do not supply termination




## 3. Package outline drawing

### 78-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)







Cumbal	MILLIMETERS					
Symbol	MIN.	NOM.	MAX.			
А			1.20			
Α1	0.30	0.35	0.40			
D	8.90	9.00	9.10			
D1	6.	40 BS	С			
Е	10.50	10.60	10.70			
E1	9.	60 BS	С			
Ь	0.40	0.45	0.50			
еD	0.	80 BS	С			
еE	0.80 BSC					



### 96-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)





Cyrobal	MILLIMETERS					
Symbol	MIN.	NOM.	MAX.			
А			1.20			
A1	0.30	0.35	0.40			
A2	0.10	0.15	0.20			
D	8.90	9.00	9.10			
D1	6.	40 BS	С			
E	12.90	13.00	13.10			
E1	12	2.00 B	SC			
b	0.40	0.45	0.50			
eD	0.80 BSC					
еE	0.80 BSC					



### 4. Electrical Specifications

All voltages are referenced to each VSS (GND)

Execute power-up and Initialization sequence before proper device operation can be achieved.

### 4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 x VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 x VDDQ	V	3
Storage temperature	Tstg	-55 to +150	°C	1, 2
Power dissipation	PD	1.0	W	1
Short circuit output current	IOUT	50	mA	1

### Notes:

- Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device.
  This is a stress rating only and functional operation of the device at these or any other conditions above those
  indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
  conditions for extended periods may affect reliability
- 2. Storage temperature is the case surface temperature on the center/top side of the DRAM.
- VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV

### Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### 4.2 Operating Temperature Condition

Product grades	Parameter	Symbol	Rating	Unit	Note
Commercial	Operating case temperature	TC	0 to +95	°C	1, 2, 3
Industrial	Operating case temperature	TC	-40 to +95	°C	1, 2, 3

### Notes:

- 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to +85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - o Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9μs
  - If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).



### 4.3 Recommended DC Operating Conditions

### 4.3.1 Recommended DC operating Conditions for DDR3L (1.35V)

Parameter	Symbol	min.	typ.	max.	Unit	Note
Supply voltage	VDD	1.283	1.35	1.45	V	1, 2
Supply voltage for DQ	VDDQ	1.283	1.35	1.45	V	1, 2

### Notes:

- 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very long period of time (e.g. 1sec.)
- If maximum limit is exceeded, input levels shall be governed by DDR3 specifications; Under these supply voltages, the device operates to this DDR3L specification; Once initialized for DDRD3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation shown as following timing waveform



4.4 1.35 V DDR3L AC and DC Logic Input Levels for Single-Ended Signals

[Refer to section 3 in JEDEC Standard No. JESD79-3-1A.01]

4.5 1.35 V DDR3L Electrical Characteristics and AC Timing

[Refer to section 4 in JEDEC Standard No. JESD79-3-1A.01]

4.6 Address / Command Setup, Hold and Derating

[Refer to section 4.1 in JEDEC Standard No. JESD79-3-1A.01]

4.7 Data Setup, Hold and Slew Rate Derating

[Refer to section 4.2 in JEDEC Standard No. JESD79-3-1A.01]

4.8 Overshoot and Undershoot Specifications

[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

4.9 1.35V DDR3L Output Driver DC Electrical Characteristics

[Refer to section 6 in JEDEC Standard No. JESD79-3-1A.01]

4.10 1.35V DDR3L On-Die Termination (ODT) Levels and I-V Characteristics

[Refer to section 7 in JEDEC Standard No. JESD79-3-1A.01]

4.11 1.35 V DDR3L Single Ended Output Slew Rate

[Refer to section 8 in JEDEC Standard No. JESD79-3-1A.01]

4.12 1.35 V Differential Output Slew Rate

[Refer to section 9 in JEDEC Standard No. JESD79-3-1A.01]

4.13 1.35 V DDR3L AC and DC Logic Input Levels for Differential Signals

[Refer to section 10 in JEDEC Standard No. JESD79-3-1A.01]

4.14 Differential Input Cross point voltage

[Refer to section 11 in JEDEC Standard No. JESD79-3-1A.01]

4.15 DQS Output Cross point voltage

[Refer to section 12 in JEDEC Standard No. JESD79-3-1A.01]



### 4.16 DC Characteristics

Daramatar	Cumbal	Data rate	x8	x16	Unit
Parameter	Symbol	(Mbps)	max.	max.	Unit
Operating current (ACT-PRE)	IDD0	1866	77	77	mA
Operating current (ACT-READ-PRE)	IDD1	1866	100	105	mA
Precharge power-down Standby	IDD2P0	1866	13	13	mA
current	IDD2P1	1866	15	15	mA
Precharge quiet standby Current	IDD2Q	1866	47	47	mA
Precharge standby current	IDD2N	1866	48	48	mA
Precharge standby current ODT current	IDD2NT	1866	52	52	mA
Active power-down current (Always fast exit)	IDD3P	1866	42	42	mA
Active standby current	IDD3N	1866	64	64	mA
Operating current (Burst read operating)	IDD4R	1866	167	220	mA
Operating current (Burst write operating)	IDD4W	1866	175	230	mA
Burst refresh current	IDD5B	1866	260	285	mA
Self-Refresh current Normal temperature range	IDD6	All	22	22	mA
Self-Refresh current Extended temperature range	IDD6E	All	30	30	mA
All bank interleave read current	IDD7	1866	265	265	mA
RESET low current	IDD8	All	13	13	mA

### Notes:

- 1. Enabling ASR could increase IDDx by up to an additional 2mA.
- The IDD values must be derated (increased) on Industrial and Automotive grade devices when operated outside of the range 0°C ≤ TC ≤ +85°C:
  - When TC < 0°C: IDD2P0, IDD2P1 and IDD3P must be derated by 4%; IDD4R and IDD4W must be derated by 2%; and IDD6, IDD6ET and IDD7 must be derated by 7%.
  - When TC > 85°C: IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5B must be derated by 2%; IDD2Px must be derated by 30%.
- 3. For Automotive grade products, when TC > 95°C, all IDD excepting IDD6 must be increased by 20%

[Refer to section 10 in JEDEC Standard No. JESD79-3F for detailed test condition]



### 4.17 Standard Speed Bins

Speed Bin		DDR3I	L-1600	DDR3	L-1866		
	CL-nRCD-nRP		11-1	1-11	13-1	.3-13	Unit
	Parameter	Symobl	min.	max.	min.	max.	
Internal	read command to	+ ^ ^	13.75	20.0	13.91	20.0	
	first data	tAA	(13.125)*	20.0	(13.125)*	20.0	ns
ACT to	o internal read or	tRCD	13.75		13.91		nc
wr	ite delay time	INCD	(13.125)*	-	(13.125)*	-	ns
DDE 6	command period	tRP	13.75		13.91	-	ns
FREC	ommand period	thr	(13.125)*	_	(13.125)*	-	115
ACT	to ACT or REF	tRC	48.75	_	47.91	_	ns
cor	nmand period	tive	(48.125)*	_	(47.125)*		113
ACT t	o PRE command period	tRAS	35	9 x tREFI	34	9 x tREFI	ns
CL=5	CWL = 5	tCK (avg)	3.0	3.3	3.0	3.3	ns
	CWL = 6, 7, 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=6	CWL = 5	tCK (avg)	2.5	3.3	2.5	3.3	ns
	CWL = 6	tCK (avg)	Rese	rved	Rese	erved	ns
	CWL = 7, 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=7	CWL = 5	tCK (avg)	Rese	rved	Rese	Reserved	
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=8	CWL = 5	tCK (avg)	Rese	rved	Rese	erved	ns
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=9	CWL = 5, 6	tCK (avg)	Rese	rved	Reserved		ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=10	CWL = 5, 6	tCK (avg)	Rese	rved	Reserved		ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9	tCK (avg)	Rese	rved	Rese	erved	ns
CL=11	CWL = 5, 6, 7	tCK (avg)	Rese	Reserved		rved	ns
	CWL= 8	tCK (avg)	1.25	<1.5	1.25	<1.5	ns
	CWL= 9	tCK (avg)	Reserved		Rese	erved	ns
CL=12	CWL = 5, 6, 7, 8, 9	tCK (avg)	Reserved		Reserved		ns
CL=13	CWL = 5, 6, 7, 8	tCK (avg)	Rese	rved	Rese	erved	ns
	CWL= 9	tCK (avg)	Rese	rved	1.07	<1.25	ns
	Supported CL sett		5, 6, 7, 8, 9, 10, 11		5, 6, 7, 8, 9, 10, 11, 13		nCK
	Supported CWL set	tings	5, 6,	7, 8	5, 6,	7, 8, 9	nCK

### Note:

For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRPmin must be 13.125 ns. SPD settings must be programmed to match. For example, DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600.

[Refer to section 12.3 in JEDEC Standard No. JESD79-3F]



### 4.18 AC Characteristics

Dayamatay	Cumhal	main /mamy	Data	Unit	
Parameter	Symbol	min/max	1600 1866		MT/s
Max. Frequency			800	933	MHz
	Clock T	iming			
Average alsolves vised	+CV/0.45\	min	1250	1070	ps
Average clock period	tCK(avg)	max	33	33	ps
Minimum clock cycle time	tCK(DLL-off)	min	:	8	ns
Average High pulse width	+CU(2)/g)	min	0.	47	+CV/2.vg\
Average rigii puise widtii	tCH(avg)	max	0.	53	tCK(avg)
Average Low pulse width	tCL(avg)	min	0.	47	tCK(avg)
Average tow purse within	ict(avg)	max	0.	53	ick(avg)
Absolute slock period	+CV(abc)	min	t <sub>CK</sub> (avg)min -	+ t <sub>JIT</sub> (per)min	ns
Absolute clock period	tCK(abs)	max	t <sub>CK</sub> (avg)max -	+ t <sub>JIT</sub> (per)max	ns
Absolute High clock pulse width	tCH(abs)	min	0.	43	tCK(avg)
Absolute Low clock pulse width	tCL(abs)	min	0.	43	tCK(avg)
Commar	nd and Addres	s Timing F	Parameters		
Active to read/write	tRCD	min	see speed	bins table	ns
Precharge command period	tRP	min	see speed	bins table	ns
Active to active/auto-refresh	tRC	min	see speed	bins table	ns
Active to precharge	tRAS	min	see speed bins table		ns
Active to precharge		max	see speed bins table		ns
Control and Address input pulse width for each	tIPW	min	560	535	ps
input					+ -
Active bank A to Active bank B (1KB page size)	tRRD	min	max(4nCK, 6ns)	max(4nCK, 5ns)	-
Active bank A to Active bank B (2KB page size)	tRRD	min	max(4nCK, 7.5ns)	max(4nCK, 6ns)	-
Four active window (1KB page siz)	tFAW	min	30	27	ns
Four active window (2KB page size)	tFAW	min	40	35	ns
Address and control input hold time	tIH(base)	min	130	110	ps
(VIH/VIL (DC90) levels) Address and control input setip time	DC90 tIS(base)				+ -
(VIH/VIL (AC160) levels)	AC160	min	60	-	ps
Address and control input setip time	tIS(base)				1
(VIH/VIL (AC135) levels)	AC135	min	185	65	ps
Address and control input setip time	tIS(base)	min	_	150	nc
(VIH/VIL (AC125) levels)	AC125	111111	-	150	ps
/CAS to /CAS command delay	tCCD	min		4	nCK
Mode register set command cycle time	tMRD	min	•	4	nCK
Mode register set command update delay	tMOD	min	max(12n	CK, 15ns)	-
Write recovery time	tWR	min	15		ns
Auto precharge write recovery + precharge time	tDAL	min	WR + RU (tRP/tCK(avg))		nCK
Multi-Purpose register Recovery time	tMPRR	min		1	nCK
Internal write to read command delay	tWTR	min	max(4n0	CK, 7.5ns)	-
Internal read to precharge command delay	tRTP	min	max(4n0	CK, 7.5ns)	-
Exit reset from CKE high to a valid command	tXPR	min	max(5nCK, tRI	C(min)+10ns)	<u> </u>
DLL locking time	tDLLK	min	5:	12	nCK



## Doc. No. DSA3T8GF343BBFLF.04 A3T8GF33BBF/A3T8GF43BBF 8Gb 1Rank DDR3L SDRAM

Parameter Parame	Symbol	min/max	Data	Rate	Unit	
Purumeter	Зуппьог	mmymux	1600	1866	MT/s	
Max. Frequency			800	933	MHz	
	DQ input P	arameters				
DQ and DM input hold time	tDH(base)					
(VIH/VIL (DC90) levels)	D C90	min	55	-	ps	
(***,****)	SR=1V/ns					
DQ and DM input hold time	tDH(base)			75		
(VIH/VIL (DC90) levels)	DC90 SR=2V/ns	min	-	75	ps	
	tDS(base)					
DQ and DM input hold time	AC135	min	25	-	ps	
(VIH/VIL (AC135) levels)	SR=1V/ns				P	
DO and DM: and bald it was	tDS(base)					
DQ and DM input hold time (VIH/VIL (AC130) levels)	AC130	min	-	70	ps	
(VIII) VIL (ACISO) Tevers)	SR=2V/ns					
DQ and DM input pulsen width for each input	tDIPW	min	360	320	ps	
	DQ output I	Parameter:	S			
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	100	85	ps	
DQ output hold time from DQS, /DQS	tQH	min	0.	38	tCK(a vg)	
DQ high-impedance time	tHZ(DQ)	max	225	195	ps	
DQ low-impedance time	tLZ(DQ)	min	-450	-390	ps	
	((-	max	225	195	ps	
	Q strobe inp	ut Parame	ters		_	
DQS latching rising transitions to associated	tDQSS	min	-0.27		tCK(a vg)	
clock edge		max	0.27		tCK(a vg)	
DQS input high pulse width	tDQSH	min	0.45		tCK(a vg)	
		max	0.55		tCK(a vg)	
DQS input low pulse width	tDQSL	min	0.45		tCK(a vg)	
	V- 4,0-	max	0.55		tCK(a vg)	
DQS falling edge hold time from rising CK	tDSH	min		0.18		
DQS falling edge setup time from rising CK	tDSS	min	0.	18	tCK(a vg)	
Write preamble	tWPRE	min	0	.9	tCK(a vg)	
Write postamble	tWPST	min	0	.3	tCK(a vg)	
D	Q strobe outp	ut Parame	eters		1	
DQS, /DQS rising edge output access time from	tDQSCK	min	-225	-195	ps	
rising CK, /CK		max	225	195	ps	
DQS output high time	tQSH	min		.4	tCK(a vg)	
DQS output low time	tQSL	min	0	.4	tCK(a vg)	
DQS, /DQS high-impedance time	tHZ(DQS)	max	225	195	ps	
(RL + BL/2 reference)	7					
DQS, /DQS high-impedance time	tLZ(DQS)	min	-450 -390		ps	
(RL + BL/2 reference)		max	225	195	ps	
Read preamble	tRPRE	min		.9	tCK(a vg)	
Read postamble	tRPST	min	0	.3	tCK(a vg)	





_			Data	Data Rate	
Parameter	Symbol	min/max	1600	1866	MT/s
Max. Frequency			800	933	MHz
Po	wer-down Er	ntry Param	eters		
Timing of ACT command to power-down entry	tACTPDEN	min		 1	nCK
Timing of Precharge/Precharge ALL command to					
power-down entry	tPRPDEN	min	1	l	nCK
Timing of Read/Read with auto-precharge	+DDDDDEN	:	DI 1	4 +1	» CV
command to power-down entry	tRDPDEN	min	NL T	·4 +1	nCK
Timing of Write command to power-down entry		min	WL + 4 + tW	/R/tCK(avg)	nCK
(BL8OTF, BL8MRS, BC4OTF)	tWRPDEN		***************************************	, ny ten(avg)	TICK
Timing of Write command to power-down entry	COOK! DEIO	min	WL + 2 + tW	/R/tCK(avg)	nCK
(BC4MRS)					- ITER
Timing of Write with auto-precharge command		l	<b>NA</b> // . <b>A</b> .		
to power-down entry (BL8OTF, BL8MRS, BC4OTF)	+\\\\D\\D\\D\\D\\D\\	min	WL + 4 +	+ WR + 1	nCK
	tWRAPDEN				
Timing of Write with auto-precharge command to power-down entry (BC4MRS)		min	WL + 2 +	+ WR + 1	nCK
Timing of REF command to power-down entry	tREFPDEN	min		1	nCK
Timing of MRS command to power-down entry	tMRSPDEN	min		1	
Exit precharge power-down with DLL frozen to	LIVINSPIDEN	111111	tMOD(min) max(10nCK, 24ns)		+ -
command requiring a locked DLL	tXPDLL	min			-
command requiring a focked DLL					
Exit power-down with DLL on to any valid					
command; Exit precharge power-down with DLL	tXP	min	max(3n	CK, 6ns)	-
frozen to commands not requiring a lcoked DLL					
CKE minimum pulse width	101/5			CK Frank	
(high and low pulse width)	tCKE	min	max(3n	CK, 5115)	-
Danier danie autoria arittimia	+DD	min	tCKE(min)		-
Power-down entry to exit timing	tPD	max	9 x t	REFI	-
Command pass disable delay	tCPDED	min	1	2	nCK
ODT to power-down entry/exit latency	tANPD	min	WL	1	-
	Refresh Pa	arameters			
Auto-refresh to Active/auto-refresh command	_	_			
time	tRFC	min	26	00	ns
Average periodic refresh interval (TC $\leq$ +85 $^{\circ}$ C)			7.8		μs
Average periodic refresh interval (TC > +85°C)	tREFI	max	3.	.9	μs
Minimum CKE low width for self-refresh entry to					<u> </u>
exit timing	tCKESR	min	tCKE(mir	n) + 1nCK	-
Valid clock requirement after sele-refresh entry	LOVODE			CV 10\	
or power-down entry	tCKSRE	min	max(5n0		
Valid clock requirement before self-refresh exit	+CKCDA	min	maylEnd	CK 10nc)	
or power-down exit	tCKSRX	min	max(5n0	JN, 10113)	
Exit self-refresh to commands not requiring a	tXS	min	max(5nCK, tRF	C(min) + 10ns)	
locked DLL	ins	111111	max(Snck, thr	C(11111) 1 10113)	
Exit self-refresh to commands requiring a lcock	tXSDLL	min	†DI I K	(min)	nCK
DLL	CASEL		tDLLK(min)		TICK





Ouromaton	Symbol min/max		Data	Unit		
Parameter	Symbol	min/ max	1600 1866		MT/s	
Max. Frequency			800	933	MHz	
	ODT Timing	Parametei	rs		•	
		min	-225	-195	ps	
RTT turn-on	tAON	max	225	195	ps	
Asynchronous RTT turn-on delay	_	min	2	1	ns	
(Power-down with DLL frozen)	tAONPD	max	8.	5	ns	
RTT_Nom and RTT_WR turn-off		min	0.	3	tCK(avg)	
Time from ODTLoff reference	tAOF	max	0.	7	tCK(avg)	
Asynchronous RTT turn-off delay		min	2	<u> </u>	ns	
(Power-down with DLL frozen)	tAOFPD	max	8.	5	ns	
ODT turn-on latency	ODTon	-	WL	- 2	-	
ODT turn-off latency	ODToff	-	WL		-	
ODT latency for changing from RTT_Nom to						
RTT_WR	ODTLcnw	-	WL	- 2	-	
ODT latency for changing from RTT_WR to	ODTI cour4		4 + ODTLoff		nCV	
RTT_Nom(BC4)	ODTLcnw4	-			nCK	
ODT latency for changing from RTT_WR to	ODTLcnw8	_	6+ODTLoff 4		nCK	
RTT_Nom(BL8)						
Minimum ODT high time after ODT assertion or	ODTH4	min			nCK	
agter Write (BL4)	ODTUO	ODTH8 min 6		•	nCV	
Minimum ODT high time after Write (BL8)	ODINS				nCK	
RTT change skew	tADC	min	0.3 0.7		tCK(avg)	
	libustis a Tisa	max		/	tCK(avg)	
	alibration Tim			CK 640ms)	<u> </u>	
Power-up and rest calibration time	tZQinit	min	max(512nCK, 640ns)			
Normal operation full calibratio time	tZQoper	min	max(256nCK, 320ns)		-	
Normal operation short calibratio time	tZQCS	min	max(64n)	CK, 80ns)	-	
	te leveling Ti	ming Parar	neters I		<u> </u>	
First DQS pulse rising edge after write leveling	tWLMRD	min	4	0	nCK	
mode is programmed DQS, /DQS delay after write leveling mode is						
programmed	tWLDQSEN	min	2	5	nCK	
Write leveling setup time from rising CK, /CK						
crossing to rising DQS, /DQS crossing	tWLS	min	165	140	ps	
Write leveling setup time from rising DQS, /DQS	+\^//	m:n	165	140		
crossing to rising CK, /CK crossing	tWLH	min	165	140	ps	
write leveling output delay	tWLO	min	(	)	ns	
The revening output delay	CVVLO	max	7.5		ns	
Write leveling output error	tWLOE	min	(	)	ns	
write leveling output error	LVVLUE	max	2	1	ns	





Parameter	Symbol	min/max	Data	Unit		
Purameter	Зушьы	minymax	1600	1866	MT/s	
Max. Frequency			800	933	MHz	
	Clock Jitter	Specificat	ion			
Clock Period Jitter	turt	min	-70	-60	ps	
Clock reflod litter	t <sub>JIT(per)</sub>	max	70	60	μs	
Maximum Clock Jitter between two consecutive	t <sub>JIT(cc)</sub>	max	140	120	ps	
Duty cycle Jitter (with allowed jitter)	t <sub>ut</sub> (duty)	min	-		ps	
buty cycle sitter (with anowed sitter)	tjiff(duty)	max	-		μs	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	min	-103	-88	ps	
Cumulative error across 2 cycles	terr(2per)	max	103	88	μs	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	min	-122	-105	ps	
Cumulative error across 5 cycles	terr(Spei)	max	122	105		
Cumulative error across 4 cycles	+ (4nor)	min	-136	-117	ps	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	max	136	117		
Cumpulative array agrees 5 and as	t <sub>ERR</sub> (5per)	min	-147	-126	ps	
Cumulative error across 5 cycles		max	147	126		
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	min	-155	-133	ps	
Cumulative error across 8 cycles		max	155	133		
Cumulative error across 7 sucles	+ (7)	min	-163	-139		
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	max	163	139	ps	
Cumulative error across 8 cycles	+ (9nor)	min	-169	-145		
Cumulative error across a cycles	t <sub>ERR</sub> (8per)	max	169	145	ps	
Cumulative error across 9 cycles	+ (Onor)	min	-175	-150	nc	
Cullidiative error across 9 cycles	t <sub>ERR</sub> (9per)	max	175	150	ps	
Cumulative error across 10 cycles	+ /10nor\	min	-180	-154	nc	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	max	180	154	ps	
Cumulativa array agrees 11 aval as	+ /11===	min	-184	-158		
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	max	184	158	ps	
Cumulative error across 12 miles	+ /12===1	min	-188	-161	n.	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	max	188	161	ps	
Cumulative error across n = 13, 14 49, 50 cycles	+ (nnor)	min	$t_{ERR}(nper)min. = (1 + 0.$	68In(n)) x t <sub>JIT</sub> (per)min.	nc	
- 15, 14 49, 50 CYCLES	t <sub>ERR</sub> (nper)	max	$t_{ERR}(nper)max. = (1 + 0.$	68In(n)) x t <sub>JIT</sub> (per)max.	ps	

[Refer to section 13 in JEDEC Standard No. JESD79-3F]



### 5. Pin Function

### CK, /CK (input pins)

CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).

### /CS (input pin)

All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with multiple ranks. /CS is considered part of the command code.

### /RAS, /CAS, /WE (input pins)

/RAS, /CAS and /WE (along with /CS) define the command being entered.

### A0 to A15 (input pins)

Provided the row address for active commands and the column address for read/write commands to select one location out of the memory array in the respective bank. (A10(AP) and A12(/BC) have additional functions, see below) The address inputs also provide the op-code during mode register set commands.

### [Address Pins Table]

Configuration	Page Size	Address (	A0 to A15)
Configuration	Page Size	Row address	Column address
x8	2KB	AX0 to AX15	AY0 to AY9;A11
x16	2KB	AX0 to AX15	AY0 to AY9

### A10(AP) (input pin)

A10 is sampled during read/write commands to determine whether auto precharge should be performed to the accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge) A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 = low) or all banks (A10 = high). If only one bank is to be precharged, the bank is selected by bank addresses (BA).

### A12(/BC) (input pin)

A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed. (A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.

### BA0 to BA2 (input pins)

BAO, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BAO and BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.

Bank	BA2	BA1	BA0	
Bank0	L	L	L	
Bank1	L	L	Н	
Bank2	L	Н	L	
Bank3	L	Н	Н	
Bank4	Н	L	L	
Bank5	Н	L	Н	
Bank6	Bank6 H		L	
Bank7	Н	Н	Н	

Remark: H: VIH, L: VIL





### CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For properself-refreshentry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-refresh.

### DM (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a write access. DM is sampled on both edges of DQS.

### DQ0 to DQ7 (input/output pins)

Bi-directional data bus.

### DQS, /DQS (input/output pins)

Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data. The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during READs and WRITEs.

### /RESET (input pin)

/RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD (1.20V for DC high and 0.30V for DC low). It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will be heavily loaded across multiple chips. /RESET is destructive to data contents.

### ODT (input pin)

ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQSU, /DQSL, DQSL, DMU, and DML signal. The ODT pin will be ignored if the mode register (MR1) is programmed to disable ODT.

### ZQ (supply)

Reference pin for ZQ calibration.

### VDD, VSS, VDDQ, VSSQ (power supply pins)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supplypins for the output buffers.

### VREFCA, VREFDQ (power supply pins)

Reference voltage



#### 6. **Command Operation**

#### 6.1 **Command Truth Table**

The DDR3 SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins.

Function	Symbol	CI	KE	/cs	/RAS	/CAS	/WE	BA0-2	A12//DC\	A10/AD)	A0-A15	Note
Function	Зуппьот	Previou	Current	/CS	/KAS	/CAS	/ VV E	BAU-2	A12(/BS)	A10(AP)	AU-A15	Note
Mode register set	MRS	Н	Н	L	L	L	L	ВА		op-code		
Auto refresh	REF	Н	Н	L	L	L	Н	٧	V	V	V	
Self refresh entry	SELF	Н	L	L	L	L	Η	<b>V</b>	V	>	٧	6, 8, 11
Self refresh exit	SELEX	L	Н	Н	Х	Χ	Χ	Х	Х	Х	Х	6, 8, 7
Sell Terresir exit	SELEX	L	Н	L	Н	Н	Η	<b>V</b>	V	<b>V</b>	٧	11
Single bank precharge	PRE	Н	Н	L	L	Н	L	BA	V	L	٧	
Precharge all banks	PALL	Н	Н	L	L	Н	L	٧	V	Н	V	
Bank activate	ACT	Н	Н	L	L	Н	Н	BA		RA		12
Write(Fixed BL)	WRIT	Н	Н	L	Н	L	L	BA	V	L	CA	
Write(BC4, on the fly)	WRS4	Н	Н	L	Н	L	L	BA	L	L	CA	
Write(BL8, on the fly)	WRS8	Н	Н	L	Н	L	L	BA	Н	L	CA	
Write with auto precharge (Fixed BL)	WRITA	Н	Н	L	Н	L	L	ВА	V	Н	CA	
Write with auto precharge (BC4, on the fly)	WRAS4	Н	Н	L	Н	L	L	ВА	L	Н	CA	
Write with auto precharge (BL8, on the fly)	WRAS8	Н	Н	L	Н	L	L	ВА	н	Н	CA	
Read(Fixed BL)	READ	Н	Н	L	Н	L	Н	ВА	V	L	CA	
Read (BC4, on the fly)	RDS4	Н	Н	L	Н	L	Н	BA	L	L	CA	
Read (BL8, on the fly)	RDS8	Н	Н	L	Н	L	Н	BA	Н	L	CA	
Read with auto precharge (Fixed BL)	READA	Н	Н	L	Н	L	Н	ВА	V	Н	CA	
Read with auto precharge (BC4, on the fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	L	Н	CA	
Read with auto precharge (BL8, on the fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	н	Н	CA	
No operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	9
Device deselect	DESL	Н	Н	Н	Х	Х	Χ	Х	Х	Х	Х	10
Dancer dance was do anti-	DDEN	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	F 11
Power down mode entry	PDEN	Н	L	L	Н	Н	Н	V	V	V	V	5, 11
Power down mode exit	PDEX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	5, 11
rower down mode exit	PDEX	L	Н	L	Н	Н	Н	٧	V	V	V	5, 11
ZQ calibration long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Н	Х	
ZQ calibration short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	L	Х	

### ark:

- H = VIH; L = VIL; V = VIH or VIL(defined logical level).
- X = Don't care (defined or undefined, including floating around VREF) logical level.
- BA = Bank Address. RA = Row Address. CA = Column Address. /BC = Bust Chop.



## Doc. No. DSA3T8GF343BBFLF.04 A3T8GF33BBF/A3T8GF43BBF 8Gb 1Rank DDR3L SDRAM

### Notes:

- 1. All DDR3 commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The most significant bit (MSB) of BA, RA, and CA are device density and configuration dependent.
- 2. /RESET is an active low asynchronous signal that must be driven high during normal operation
- 3. Bank Addresses (BA) determines which bank is to be operated upon. For MRS, BA selects a mode register.
- 4. Burst READs or WRITEs cannot be terminated or interrupted and fixed/on the flyBL will be defined by MRS.
- 5. The power-down mode does not perform any refresh operations.
- The state of ODT does not affect the states described in this table. The ODT function is not available during selfrefresh.
- 7. Self-refresh exit is asynchronous.
- 8. VREF (both VREFDQ and VREFCA) must be maintainedduring self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
- 9. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 10. The DESL command performs the same function as a NOP command.
- 11. Refer to the CKE Truth Table for more detail with CKE transition.
- 12. No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.

### 6.2 No Operation Command [NOP]

The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP commandwill not terminate a previous operation that is still executing, such as a burst read or write cycle.

The no operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (/CS low, /RAS, /CAS, /WE high). This prevents unwantedcommands from being registered during idle or wait states. Operations already in progress are not affected.

### 6.3 Device Deselect Command [DESL]

The deselect function (/CS high) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

### 6.4 Mode Register Set Command [MR0 to MR3]

The mode registers are loaded via rowaddress inputs. See mode register descriptions in the Programming the mode register section. The mode register set command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

### 6.5 Bank Activate Command [ACT]

This command is used to open (or activate) a row in a particular bank for a subsequent access. The values on the BA inputs select the bank, and the address provided on row address inputs selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

Note: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.



#### 6.6 Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8]

The read command is used to initiate a burst read access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of theread burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

#### 6.7 Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8]

The write command is used to initiate a burst write access to an active row. The values on the BA inputs select the bank. and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data will be written to memory; if the DM signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location.

#### 6.8 Precharge Command [PRE, PALL]

The precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA select the bank. Otherwise BA are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. A precharge command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

#### 6.9 Auto precharge Command [READA, WRITA]

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge, a read command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is (AL\* + tRTP) cycles later from the read with auto precharge command.

Auto precharge can also be implemented during write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon

/CAS latency) thus improving system performance for random data access. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.

Note: AL (Additive Latency), refer to Posted /CAS description in the Register Definition section.

#### 6.10 Auto-Refresh Command [REF]

Auto-refresh is used during normal operation of the DDR3 SDRAM and is analogous to /CAS-before-/RAS (CBR) refresh in FPM/EDO DRAM. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an auto-refresh command.

A maximum of eight auto-refresh commands can be posted to any given DDR3, meaning that the maximum absolute interval between any auto-refresh command and the next auto-refresh command is 9 x tREFI. This maximum absolute interval is to allow DDR3 output drivers and internal terminators to automatically recalibrate compensating for voltage and temperature changes.

### Self-Refresh Command [SELF]

The self-refresh command can be used to retain data in the DDR3, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 retains data without external clocking. The self-refresh command is initiated like an auto-refresh command except CKE is disabled (low). The DLL is automatically disabled upon entering self-refresh and is automatically enabled and reset upon exiting self-refresh. The active termination is also disabled upon entering self-refresh and enabled upon exiting self-refresh. (512 clock cycles must then occur before a



## Doc. No. DSA3T8GF343BBFLF.04 A3T8GF33BBF/A3T8GF43BBF 8Gb 1Rank DDR3L SDRAM

read command can be issued). Input signals except CKE are "Don't Care" during self-refresh. The procedure for exiting self-refresh requires a sequence of commands. First, CK and /CK must be stable prior to CKE going back high. Once CKE is high, the DDR3 must have NOP commands issued for tXSDLL because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh, DLL requirements and out-put calibration is to apply NOPs for 512 clock cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.

### 6.12 ZQ calibration Command [ZQCL, ZQCS]

ZQ calibration command (short or long) is used to calibrate DRAM RON and ODT values over PVT. ZQ Calibration Long (ZQCL) command is used to perform the initial calibration during power-up initialization sequence.
ZQ Calibration Short (ZQCS) command is used to perform periodic calibrations to account for VT variations.
All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh.


### 6.13 CKE Truth Table

[Refer to section 4.2 in JEDEC Standard No. JESD79-3F]



## 7. Functional Description

### 7.1 Simplified State Diagram





### 7.2 RESET and Initialization Procedure

### 7.2.1 <u>Power-Up and Initialization Sequence</u>

- 1. Apply power
  - /RESET is recommended to be maintained below 0.2 x VDD, all other inputs may be undefined.
  - /RESET needs to be maintained for minimum 200us with stable power. CKE is pulled low anytime before /RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to VDD (min.) must be no greater than 200ms; and during the ramp, VDD > VDDQ and (VDD - VDDQ) < 0.3V.</li>
  - VDD and VDDQ are driven from a single power converter output AND
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD
    on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to
    0.95V max once power ramp is finished,


AND

VREF tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT and VREF.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD
  on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After /RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, /CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also a NOP or DESL command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "high" after Reset, CKE needs to be continuously registered high until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM will keep its on-die termination in high-impedance state during /RESET being asserted at least until CKE being registered high. Therefore, the ODT signal may bein undefined state until tIS before CKE being registered high. After that, the ODT signal must be kept inactive (low) until the power-up and initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of tXPR, before issuing the first MRS command to load mode register. (tXPR = max. (tXS; 5 x tCK))
- 6. Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide low to BA0 and BA2, high to BA1.)
- 7. Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide low to BA2, high to BA0 and BA1.)
- 8. Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue DLL Enable command, provide low to A0, high to BA0 and low to BA1 and BA2).
- 9. Issue MRS command to load MR0 with all application settings and DLL reset. (To issue DLL reset command, provide high to A8 and low to BA0 to BA2).
- 10. Issue ZQCL command to start ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






**Reset and Initialization Sequence at Power-On Ramping** 

### 7.2.2 <u>Reset Initialization with Stable Power</u>

The following sequence is required for /RESET at no power interruption initialization.

- Assert /RESET below 0.2 x VDD anytime when reset is needed (all other inputs may be undefined). /RESET needs to be maintained for minimum 100ns. CKE is pulled low before /RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up Initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



**Reset Procedure at Power Stable Condition** 




### 7.3 Programming the Mode Register

For application flexibility, various functions, features and modes are programmable in four mode registers, provided by the DDR3 SDRAM, as user defined variables, and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, content of mode registers must be fully initialized and/or re-initialized, i.e. written, after Power-up and/or reset for proper operation. Also the contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset does not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands. The MRS command to non-MRS command delay, tMOD, is required for the DRAM to update the features except DLL reset and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is already high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.


### **Mode Register Set Command Cycle Time (tMRD)**

tMRD is the minimum time required from an MRS command to the next MRS command. As DLL enable and DLL reset are both MRS commands, tMRD is applicable between MRS to MR1 for DLL enable and MRS to MR0 for DLL reset, and not tMOD.



### MRS Command to Non-MRS Command Delay (tMOD)

tMOD is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. Note that additional restrictions may apply, for example, MRS to MRO for DLL reset followed by read.






### 7.4 DDR3 SDRAM Mode Register 0 [MR0]

The Mode Register MRO stores the data for controlling various operating modes of DDR3 SDRAM.

It controls burst length, read burst type, /CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BAO, BA1 and BA2, while controlling the states of address pins according to the table below.



### Notes:


- 1. BA2 and A13 ~ A15 are reserved for future use and must be programmed to 0 during MRS.
- 2. WR (Write Recovery for auto-precharge) min in clock cycle is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:
  - WR min [cycles] = roundup (tWR [ns] / tCK [ns]).
  - The WR value in the mode register must be programmed to be equal or larger than WR min. The programmed WR value is used with tRP to determine tDAL.

### **MR0 Programming**



### 7.5 DDR3 SDRAM Mode Register 1 [MR1]

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BAO and low on BA1, while controlling the states of address pins according to the table below.



### Notes:


- 1. BA2, A8, A10, A11 and A13 ~ A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. Outputs disabled DQ, DQS, /DQS.
- 3. RZQ = 240 Ohm
- 4. If RTT\_Nom is used during writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.
- 5. In write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 1, all RTT\_Nom settings are allowed; in write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 0, only RTT\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed

### **MR1** Programming



### 7.6 DDR3 SDRAM Mode Register 2 [MR2]

The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and /CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and low on BA0, while controlling the states of address pins according to the table below.



### Notes:


- 1. BA2, A8 and A11 to A15 are RFU and must be programmed to 0 during MRS.
- 2. The Rtt\_WR value can be applied during writes even when Rtt\_Nom is desabled. During write leveling, Dynamic ODT is not available.
- 3. Optional in DDR3 SDRAM: If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if self-refresh is entered. Data integrity will be maintained if tREF conditions are met and no self-refresh command is issued.

### **MR2 Programming**



### 7.7 DDR3 SDRAM Mode Register 3 [MR3]

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and BA0, while controlling the states of address pins according to the table below.



### Notes:

- 1. BA2, A3 to A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation, MR3 A[2]=0, MR3 A[1:0] will be ignored.

### **MR3 Programming**



### 7.8 Extended Temperature Usage

### [Mode Register Description]

Field	Bits	Description
ASR	MR2 (A6)	Auto Self-Refresh (ASR) when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operation 0 = Manual SR Reference (SRT) 1 = ASR enable
SRT	MR2 (A7)	Self-Refresh Temperature (SRT) Range  If ASR = 0, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operation  If ASR = 1, SRT bit must be set to 0b  0 = Normal operating temperature range  1 = Extended (optional) operating temperature range

### Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in figure of MR2 programming will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

### Auto Self-Refresh Mode - ASR Mode

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1 and MR2 bit A7 = 0. The DRAM will manage self-refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage self-refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0.

If the ASR mode is not enabled (MR2 bit A6 = 0), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during self-refresh operation.

 $Support\ of\ the\ ASR\ option\ does\ not\ automatically\ imply\ support\ of\ the\ Extended\ Temperature\ Range.$ 

### Self- Refresh Temperature Range - SRT

If ASR = 0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT = 0, then the DRAM will set an appropriate refresh rate for self-refresh operation in the Normal Temperature Range. If SRT = 1 then the DRAM will set an appropriate, potentially different, refresh rate to allow self-refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0 and the DRAM should not be operated outside the Normal Temperature Range.

### [Self-Refresh Mode Summary]


MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85°C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal (0 - 85°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95°C)
1	1	Illegal	




### 7.9 Refresh Command

The refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires refresh cycles at an average periodic interval of tREFI. When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters a refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the refresh command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the refresh command and the next valid command, except NOP or DESL, must be greater than or equal to the minimum refresh cycle time tRFC(min) as shown in the following figure. Note that the tRFC timing parameter depends on memory density.

In general, a refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 refresh commands are allowed to be postponed. In case that 8 refresh commands are postponed in a row, the resulting maximum interval between the surrounding refresh commands is limited to 9 × tREFI. A maximum of 8 additional refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular refresh commands required later by one. Note that pulling in more than 8 refresh commands in advance does not further reduce the number of regular refresh commands required later, so that the resulting maximum interval between two surrounding refresh commands is limited to 9 × tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 × tREFI. Self-refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self-refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.





Pulling-in Refresh Commands





#### 7.10 Self-Refresh Operation

The self-refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate self-refresh operation. The self-refresh entry (SELF) command is defined by having /CS, /RAS, /CAS and CKE held low with /WE high at the rising edge of the clock.

Before issuing the self-refresh entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing self-refresh entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the self-refresh entry command or using MRS to MR1 command. Once the selfrefresh entry command is registered, CKE must be held low to keep the device in self-refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering self-refresh and is automatically enabled (including a DLL-Reset) upon exiting self-refresh.

When the DDR3 SDRAM has entered self-refresh mode all of the external control signals, except CKE and /RESET, are "don't care". For proper self-refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VREFCA and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh. The DRAM initiates a minimum of one refresh command internally within tCKESR period once it enters self-refresh mode.

The clock is internally disabled during self-refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in self-refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE cycles after self-refresh entry is registered, however, the clock must be restarted and stable tCKSRX clock cycles before the device can exit self-refresh operation. To protect DRAM internal delay on CKE line to block the input signals, one NOP (or DESL) command is needed after self-refresh entry.


The procedure for exiting self-refresh requires a sequence of events. First, the clock must be stable prior to CKE going back high. Once a self-refresh exit command (SREX, combination of CKE going high and either NOP or DESL on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress.

Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in self-refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ZQ Calibration section. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure ZQ Calibration).

CKE must remain high for the entire self-refresh exit period tXSDLL for proper operation except for self-refresh re-entry. Upon exit from self-refresh, the DDR3 SDRAM can be put back into self-refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or DESL commands must be registered on each positive clock edge during the self-refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self-refresh mode.

## Doc. No. DSA3T8GF343BBFLF.04 A3T8GF33BBF/A3T8GF43BBF 8Gb 1Rank DDR3L SDRAM



### Notes:

- 1. Only NOP or DESL commands.
- 2. Valid commands not requiring a locked DLL.
- 3. Valid commands requiring a locked DLL.
- One NOP or DESL commands.

### **Self-Refresh Entry and Exit Timing**

### 7.11 DLL-off Mode

[Refer to section 4.5 in JEDEC Standard No. JESD79-3F]

### 7.12 DLL on/off switching procedure

[Refer to section 4.6 in JEDEC Standard No. JESD79-3F]

### 7.13 Input clock frequency change

[Refer to section 4.7 in JEDEC Standard No. JESD79-3F]

### 7.14 Write Leveling

[Refer to section 4.8 in JEDEC Standard No. JESD79-3F]

### 7.15 Multi Purpose Register

[Refer to section 4.10 in JEDEC Standard No. JESD79-3F]

### 7.16 Read Operation

[Refer to section 4.13 in JEDEC Standard No. JESD79-3F]

### 7.17 Write Operation

[Refer to section 4.14 in JEDEC Standard No. JESD79-3F]

### 7.18 Power-Down Modes

[Refer to section 4.17 in JEDEC Standard No. JESD79-3F]

### 7.19 On-Die Termination (ODT)

[Refer to section 5 in JEDEC Standard No. JESD79-3F]

### 7.20 ZQ Calibration

[Refer to section 5.5 in JEDEC Standard No. JESD79-3F]



	Change History							
	Document name: A3T8GF343BBF DDR3L v(Rev.#)							
Rev. #	Who	When	What					
0.01	DSV	2018-10-12	Initial version					
1.00	DSV	2018-12-10	Formal version					
1.10	DSV	2018-12-21	Updated ordering information					
1.20	DSV	2018-12-28	Removed the PN decode					
1.30	DSV	2019-01-30	Added x16 configuration and update RZQ=240 ohm					
1.40	DSV	2019-02-18	Removed VDD=1.5V					
		Document nam	ne updated to: DSA3T8GF343BBFLF.(Rev.#)					
01	SAE	2020-06-29	Derived from A3T8GF343BBF DDR3L v1.4; removed note for operating temperature range in Specifications; Updated Auto Self-Refresh (ASR) in Features; updated Row-Hammer-Free descriptions in Features; added RH-Free in Ordering Information; updated header and footer formats; removed the page of Differences from JEDEC					
02	SAE	2020-07-13	Updated figures in 7.2.1 and 7.2.2; updated paragraph format of note of 4.3.1 Recommended DC operating Conditions for DDR3L (1.35V); removed empty note column of [Address Pins Table]; updated header format					
03	SAE	2020-09-21	Added notes for speed bins and DC Characteristics; updated tRCD, tRP, tRC, tRAS description in AC Characteristics; updated descriptions of CL in Specifications; Added Important Notice					
04	SAE	2020-10-14	Removed the note of the Package outline drawing; updated Important Notice; updated tRCD, tRP to nRCD, nRP in Key Timing Parameters, Ordering Information, and Standard Speed Bins					

### Important Notice:

Zentel products are not intended for medical implementation, airplane and transportation instrument, safety equipment, or any other applications for life support or where Zentel products failure could result in life loss, personal injury, or environment damage. Zentel customers who purchase Zentel products for use in such applications do so in their own risk and fully agree Zentel accepts no liability for any damage from this improper use.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Zentel manufacturer:

Other Similar products are found below:

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60

AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A

IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I IS43LD16640C-25BLI AS4C64M16D1A-6TCN

AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C8M16D1-5BCN

AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL

W971GG6SB-18 AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR AS4C128M8D2A-25BIN

AS4C128M8D2A-25BCN NT5AD256M16D4-HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN

AS4C64M32MD1A-5BIN MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN AS4C16M16SB-6TIN

AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C2M32SA-6TINTR AS4C16M16SB-6BIN MT48LC64M8A2P-75:C TR MT40A2G8JC-062E IT:E MT40A1G16KH-062E AIT:E IS43LR16800G-6BLI-TR