

Zilog

Z08470 Customer
Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel, multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-parallel, parallel-to-serial, converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.

0	1	40	D ₈
0 ₁	2	36	D ₇
0 ₂	3	32	D ₆
0 ₃	4	28	D ₅
0 ₄	5	24	D ₄
0 ₅	6	20	D ₃
0 ₆	7	16	D ₂
0 ₇	8	12	D ₁
0 ₈	9	8	D ₀
0 ₉	10	4	D ₀
0 ₁₀	11	3	RD/STB
0 ₁₁	12	2	RD/STB
0 ₁₂	13	1	RD/STB
0 ₁₃	14	0	RD/STB
0 ₁₄	15	0	RD/STB
0 ₁₅	16	0	RD/STB
0 ₁₆	17	0	RD/STB
0 ₁₇	18	0	RD/STB
0 ₁₈	19	0	RD/STB
0 ₁₉	20	0	RD/STB
0 ₂₀	21	0	RD/STB
0 ₂₁	22	0	RD/STB
0 ₂₂	23	0	RD/STB
0 ₂₃	24	0	RD/STB
0 ₂₄	25	0	RD/STB
0 ₂₅	26	0	RD/STB
0 ₂₆	27	0	RD/STB
0 ₂₇	28	0	RD/STB
0 ₂₈	29	0	RD/STB
0 ₂₉	30	0	RD/STB
0 ₃₀	31	0	RD/STB
0 ₃₁	32	0	RD/STB

40-Pin Dual-In-Line Package (DIP),
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.
Copyright 1986 by Zilog, Inc.
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave. Campbell, California 95008
Telephone (408) 370-8000 TWX 910-338-7621

00-2847-01

(MARC0M) DC2847 DOCUMENT CONTROL
MASTER

DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Units	Test Conditions
V _{CC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^b	V	
V _{CC}	Clock Input High Voltage	V _{CC} -0.8 ^a	+8.5 ^b	V	
V _{IL}	Input Low Voltage	-0.2 ^a	+0.8 ^b	V	
V _{IH}	Input High Voltage	+2.0 ^a	+8.5 ^b	V	
V _{OL}	Output Low Voltage	+0.4 ^a	+0.4 ^b	V	
V _{OH}	Output High Voltage	+2.4 ^a	+0.4 ^b	V	
I _{OL}	Output Short-Circuit Current	-10 ^a	+10 ^b	mA	V _{CC} = 2.0 mA 0.4 < V _{OL} < 2.4 V 0.4 < V _{OH} < 2.4 V
I _{CC}	Power Supply Current	-40 ^a	+10 ^b	mA	

^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization

AC CHARACTERISTICS^a

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{DC}	Clock Cycle Time	250 ^a	4000 ^a	185 ^a	4000 ^a
2	T _{1CH}	Clock Width (High)	105 ^a	2000 ^a	70 ^a	2000 ^a
3	T _{1C}	Clock Fall Time	30 ^a	30 ^a	15 ^a	15 ^a
4	T _{1C}	Clock Rise Time	30 ^a	30 ^a	15 ^a	15 ^a
5	T _{1C}	Clock Width (Low)	105 ^a	2000 ^a	70 ^a	2000 ^a
6	T _{1DQ}	CE, C _{EN} to Clock Setup Time	145 ^a	115 ^a	80 ^a	80 ^a
7	T _{1DQ}	CE, C _{EN} to Clock Hold Time	115 ^a	220 ^a	80 ^a	150 ^a
8	T _{1DQ}	Clock to Data Out Delay	50 ^a	50 ^a	30 ^a	30 ^a
9	T _{1DQ}	Data In to Clock Setup (Write or Hit Cycle)	110 ^a	110 ^a	80 ^a	80 ^a
10	T _{1DQ}	RD to Data Out Read Delay	160 ^a	160 ^a	75 ^a	100 ^a
11	T _{1DQ}	RD to Data Out Delay (TRACK Cycle)	140 ^a	140 ^a	120 ^a	160 ^a
12	T _{1DQ}	RD to Clock Setup Time	180 ^a	180 ^a	100 ^a	70 ^a
13	T _{1DQ}	RD to RD Setup Time (TRACK Cycle)	100 ^a	100 ^a	70 ^a	70 ^a
14	T _{1DQ}	RD to RD Delay (after ED decode)	100 ^a	100 ^a	70 ^a	70 ^a
15	T _{1DQ}	RD to RD Delay	100 ^a	100 ^a	70 ^a	70 ^a
16	T _{1DQ}	RD to RD Delay	200 ^a	200 ^a	150 ^a	150 ^a
17	T _{1DQ}	RD to RD Delay	210 ^a	210 ^a	175 ^a	175 ^a
18	T _{1DQ}	RD to RD Delay (Ready Mode)	120 ^a	120 ^a	100 ^a	100 ^a
19	T _{1DQ}	RD to RD Delay (Ready Mode)	130 ^a	130 ^a	110 ^a	110 ^a
20	T _{1DQ}	RD to RD Delay (Ready Mode)	130 ^a	130 ^a	110 ^a	110 ^a

^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{1CH}	Pulse Width (High)	200 ^a	200 ^a	200 ^a	200 ^a
2	T _{1CH}	Pulse Width (Low)	200 ^a	200 ^a	200 ^a	200 ^a
3	T _{1C}	CE Cycle Time	400 ^a	400 ^a	300 ^a	400 ^a
4	T _{1C}	CE Width (Low)	180 ^a	180 ^a	100 ^a	180 ^a
5	T _{1C}	CE Width (High)	180 ^a	180 ^a	100 ^a	180 ^a
6	T _{1DQ}	RD to RD Delay	300 ^a	300 ^a	220 ^a	300 ^a
7	T _{1DQ}	RD to RD Delay (Ready Mode)	5 ^a	5 ^a	5 ^a	5 ^a
8	T _{1DQ}	RD to RD Delay	5 ^a	5 ^a	5 ^a	5 ^a
9	T _{1DQ}	RD Cycle Time	400 ^a	400 ^a	300 ^a	400 ^a
10	T _{1DQ}	RD Width (Low)	180 ^a	180 ^a	100 ^a	180 ^a
11	T _{1DQ}	RD Width (High)	180 ^a	180 ^a	100 ^a	180 ^a
12	T _{1DQ}	RD to RD Setup Time (Hit Mode)	0 ^a	0 ^a	0 ^a	0 ^a
13	T _{1DQ}	RD Hold Time (Hit Mode)	140 ^a	140 ^a	100 ^a	140 ^a
14	T _{1DQ}	RD to RD Delay (Ready Mode)	10 ^a	13 ^a	10 ^a	13 ^a
15	T _{1DQ}	RD to RD Delay	10 ^a	13 ^a	10 ^a	13 ^a

^a In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
¹ Units equal to System Clock Period.
² Units in microseconds (µs).
^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [UART Interface IC](#) category:

Click to view products by [ZiLOG](#) manufacturer:

Other Similar products are found below :

[753167B](#) [ST16C654DCQ64](#) [ST16C654CJ68-F](#) [ST16C654CJ68TR-F](#) [ST68C554IJ68-F](#) [TL28L92IFR](#) [MIC2013-0.5YML TR](#) [MAX3109ETJ+](#)
[XR82C684CJ/44-F](#) [SCN8031HCCN40](#) [ST16C554DIQ64TR-F](#) [XR88C681CJ-F](#) [XR17D154IV-F](#) [ST16C450CJ44-F](#) [XR68C681CJ-F](#)
[ST16C554DCQ64-F](#) [IS82C52Z](#) [MAX3100CEE+](#) [MAX3100CPD+](#) [MAX3100EEE+](#) [MAX3100EPD+](#) [MAX3107EAG+](#) [MAX3107EAG+T](#)
[MAX17851AUP/V+](#) [XR16L2750CM-F](#) [XR16C854IQ-F](#) [XR17V352IB113-F](#) [XR17V354IB176-F](#) [XR20M1172IG28TR-F](#) [XR20M1170IG16-](#)
[F](#) [ST16C2550IQ48TR-F](#) [SC16C654DBIB64,151](#) [SC16C550BIB48,151](#) [SC16C754BIB80,551](#) [SC16IS750IPW,112](#) [SC16IS752IBS,128](#)
[SC16IS752IPW,112](#) [SC16IS752IPW,128](#) [SC16IS762IPW,112](#) [PI7C9X7952BFDE](#) [2746391](#) [XR20M1170IL16-F](#) [XR16L2550IM-F](#)
[ST16C550CQ48-F](#) [CS82C52Z](#) [XR20M1172IL32TR-F](#) [SCC68070CDA84](#) [XR17D158IV-F](#) [TL16C550CPTRG4](#) [TL16C2552FNG4](#)