



Z08030/8530

***Serial Communications
Controller***

Customer Procurement Specification

PS011301-0601



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

910 E. Hamilton Avenue
Campbell, CA 95008
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

Document Disclaimer

©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

| DC Characteristic | Symbol | Parameter | Min | Max | Unit | Condition |
|-------------------|--------|-------------------------|-------------------|------------------|---------|------------------------------|
| V_{IH} | | Input High Voltage | 2.0 ^a | $V_{CC} + 0.3^c$ | V | |
| V_{IL} | | Input Low Voltage | -0.3 ^b | 0.8 ^b | V | |
| V_{OH} | | Output High Voltage | 2.4 ^b | | V | $I_{OH} = -250 \mu A$ |
| V_{OL} | | Output Low Voltage | | 0.4 ^b | V | $I_{OL} = +2.0 mA$ |
| I_{IL} | | Input Leakage | | $\leq 10.0^b$ | μA | $0.4 \leq V_{IH} \leq +2.4V$ |
| I_{OL} | | Output Leakage | | $\leq 10.0^b$ | μA | $0.4 \leq V_{OL} \leq +2.4V$ |
| I_{CC} | | V_{CC} Supply Current | | 250 | μA | |

$V_{CC} = 5V \pm 5\%$ unless otherwise specified, over specified temperature range.

- a Tested
- b Guaranteed by Design
- c Guaranteed by Characterization

Absolute Maximum Ratings

Voltages on all pins with respect to GND -0.3V to +7.0V
 Operating Ambient Temperature See Ordering Information
 Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Standard Test Conditions

The DC characteristics and capacitance section below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.


Standard conditions are as follows:

- $+4.75V \leq V_{CC} \leq +5.25V$
- $GND = 0V$
- T_A as specified in Ordering Information



All ac parameters assume a load capacitance of 50 pF max.




Open-Drain Test Load



Standard Test Load




Chip Carrier Pin Assignments, Z8000



DIP Pin Assignments, Z8000

Chip Carrier Pin Assignments, Z8030



DIP Pin Assignments, Z8030

Z8000 is a registered trademark of Zilog, Inc.
 © 1989 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.
 The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied. All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation will specify which parameters are tested.
 Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6800
 Telephone (408) 376-8000 FAX 916-338-7621

Z8030 AC CHARACTERISTICS

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes† |
|--------|-----------------------|---|--------------------------------|------------------|--------------------------------|------------------|--------------------------------|------------------|--------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | T _{wAS} | \overline{AS} Low Width | 70 ^a | | 50 ^a | | 35 ^a | | |
| 2 | T _{dDS(AS)} | DS ↑ to \overline{AS} ↓ Delay | 50 ^c | | 25 ^c | | 15 ^c | | |
| 3 | T _{cCS0(AS)} | CS ₀ to \overline{AS} ↑ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 4 | T _{hCS0(AS)} | CS ₀ to \overline{AS} ↑ Hold Time | 80 ^a | | 40 ^a | | 30 ^a | | 1 |
| 5 | T _{cCS1(DS)} | CS ₁ to DS ↓ Setup Time | 105 ^a | | 80 ^a | | 65 ^a | | 1 |
| 6 | T _{hCS1(DS)} | CS ₁ to DS ↑ Hold Time | 55 ^c | | 40 ^c | | 30 ^c | | 1 |
| 7 | T _{sA(AS)} | INTACK to \overline{AS} ↑ Setup Time | 10 ^c | | 10 ^c | | 10 ^c | | |
| 8 | T _{hA(AS)} | INTACK to \overline{AS} ↑ Hold Time | 250 ^a | | 200 ^a | | 150 ^a | | |
| 9 | T _{sRWR(DS)} | R/W (Read) to DS ↓ Setup Time | 100 ^a | | 80 ^a | | 65 ^a | | |
| 10 | T _{hRWR(DS)} | R/W to DS ↑ Hold Time | 55 ^a | | 40 ^a | | 35 ^a | | |
| 11 | T _{sRWW(DS)} | R/W (Write) to DS ↓ Setup Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 12 | T _{dAS(DS)} | \overline{AS} ↑ to DS ↓ Delay | 80 ^c | | 40 ^c | | 30 ^c | | |
| 13 | T _{wDSI} | DS Low Width | 240 ^a | | 200 ^a | | 150 ^a | | |
| 14 | T _{rC} | Valid Access Recovery Time | 4T _{cPC} ^a | | 4T _{cPC} ^a | | 4T _{cPC} ^a | | 2 |
| 15 | T _{sA(AS)} | Address to \overline{AS} ↑ Setup Time | 30 ^a | | 10 ^a | | 10 ^a | | 1 |
| 16 | T _{hA(AS)} | Address to \overline{AS} ↑ Hold Time | 50 ^a | | 30 ^a | | 25 ^a | | 1 |
| 17 | T _{sDW(DS)} | Write Data to DS ↓ Setup Time | 30 ^a | | 20 ^a | | 15 ^a | | |
| 18 | T _{hDW(DS)} | Write Data to DS ↑ Hold Time | 30 ^a | | 20 ^a | | 20 ^a | | |
| 19 | T _{dDS(DA)} | DS ↓ to Data Active Delay | 0 ^c | | 0 ^c | | 0 ^c | | |
| 20 | T _{dDS(DR)} | DS ↑ to Read Data Not Valid Delay | 0 ^a | | 0 ^a | | 0 ^a | | |
| 21 | T _{dDS(DR)} | DS ↓ to Read Data Valid Delay | | 250 ^a | | 180 ^a | | 140 ^a | |
| 22 | T _{dAS(DR)} | \overline{AS} ↑ to Read Data Valid Delay | | 520 ^a | | 300 ^a | | 250 ^a | |

NOTES:

- Parameter does not apply to Interrupt Acknowledge transactions.
 - Parameter applies only between transactions involving the SCC.
- *Timings are preliminary and subject to change.
†Units in nanoseconds (ns).

a Tested

b Guaranteed by Design

c Guaranteed by Characterization

Z8030 AC CHARACTERISTICS (Continued)

| Number | Symbol | Parameter |
|--------|-----------------------|---|
| 23 | T _{dDS(DR)} | DS ↑ to Read Data Float Delay |
| 24 | T _{sA(DR)} | Address Required Valid to Read Data Valid Delay |
| 25 | T _{dDS(W)} | DS ↓ to Wait Valid Delay |
| 26 | T _{dDS(REQ)} | DS ↓ to \overline{WRREQ} Not Valid Delay |
| 27 | T _{dDS(REQ)} | DS ↓ to \overline{DTRREQ} Not Valid Delay |
| 28 | T _{sAS(NT)} | \overline{AS} ↑ to INT Valid Delay |
| 29 | T _{sAS(DSA)} | \overline{AS} ↑ to DS ↓ (Acknowledge) Delay |
| 30 | T _{wDSA} | DS (Acknowledge) Low Width |
| 31 | T _{dDSA(DR)} | DS ↓ (Acknowledge) to Read Data Valid Delay |
| 32 | T _{sE(DSA)} | IEI to DS ↓ (Acknowledge) Setup Time |
| 33 | T _{hE(DSA)} | IEI to DS ↑ (Acknowledge) Hold Time |
| 34 | T _{sE(REQ)} | IEI to IEO Delay |
| 35 | T _{sAS(REQ)} | \overline{AS} ↑ to IEO Delay |
| 36 | T _{dDSA(NT)} | DS ↓ (Acknowledge) to INT Inactive Delay |
| 37 | T _{dDS(ASQ)} | DS ↑ to \overline{AS} ↓ Delay for No Reset |
| 38 | T _{dASQ(DS)} | \overline{AS} ↑ to DS ↓ Delay for No Reset |
| 39 | T _{wRES} | \overline{AS} and DS Coincident Low for Reset |
| 40 | T _{wPCL} | PCLK Low Width |
| 41 | T _{wPCh} | PCLK High Width |
| 42 | T _{cPC} | PCLK Cycle Time |
| 43 | T _{rPC} | PCLK Rise Time |
| 44 | T _{rFC} | PCLK Fall Time |

NOTES

- Float delay is defined as the time required for a $\pm 0.5V$ change in the output.
 - Open-drain output, measured with open-drain test load.
 - Parameter is system dependent. For any Z-8030 in the delay chain, T_{sAS} device in the delay chain, T_{sE(DSA)} for the Z-8030, and T_{sE(REQ)} for the Z-8030.
 - Parameter applies only to a Z-8030 pulling INT Low at the beginning of a transaction.
 - Internal circuitry allows for the reset provided by the Z8 to be recognized.
- *Timings are preliminary and subject to change. All timing references assume 1Vns in nanoseconds (ns).





Z8030/Z8030 SYSTEM TIMING AC CHARACTERISTICS

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|-------------------|--|-------|-----|-------|-----|-------|-----|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | TdRXC(REQ) | RxC ↑ to W/REQ Valid Delay | 8 | 12 | 8 | 12 | 8 | 12 | 2 |
| 2 | TdRXC(W) | RxC ↑ to Wait Inactive Delay | 8 | 14 | 8 | 14 | 8 | 14 | 1,2 |
| 3 | TdRXC(SY) | RxC ↑ to SYNC Valid Delay | 4 | 7 | 4 | 7 | 4 | 7 | 2 |
| 4a. | TdRXC(INT), Z8530 | RxC ↑ to INT Valid Delay | 10 | 16 | 10 | 16 | 10 | 16 | 1,2 |
| 4b. | TdRXC(INT), Z8030 | | 8 | 12 | 8 | 12 | 8 | 12 | 1,2 |
| 5 | TdTXC(REQ) | TxC ↓ to W/REQ Valid Delay | +2 | +3 | +2 | +3 | +2 | +3 | 4 |
| 6 | TdTXC(W) | TxC ↓ to Wait Inactive Delay | 5 | 8 | 5 | 8 | 5 | 8 | 3 |
| 7 | TdTXC(DRO) | TxC ↓ DTR/REQ Valid Delay | 5 | 11 | 5 | 11 | 5 | 11 | 1,3 |
| 8a. | TdTXC(INT), Z8530 | TxC ↓ to INT Valid Delay | 4 | 7 | 4 | 7 | 4 | 7 | 3 |
| 8a. | TdTXC(INT), Z8530 | | 6 | 10 | 6 | 10 | 6 | 10 | 1,3 |
| 8b. | TdTXC(INT), Z8030 | | 4 | 6 | 4 | 6 | 4 | 6 | 1,3 |
| 9a. | TdSY(INT), Z8530 | SYNC Transition to INT Valid Delay | +2 | +3 | +2 | +3 | +2 | +3 | 4 |
| 9a. | TdSY(INT), Z8530 | | 2 | 6 | 2 | 6 | 2 | 6 | 1 |
| 9b. | TdSY(INT), Z8030 | | 2 | 3 | 2 | 3 | 2 | 3 | 1,4 |
| 10a. | TdEXT(INT), Z8530 | DCD or CTS Transition to INT Valid Delay | 2 | 6 | 2 | 6 | 2 | 6 | 1 |
| 10a. | TdEXT(INT), Z8530 | | 2 | 6 | 2 | 6 | 2 | 6 | 1 |
| 10b. | TdEXT(INT), Z8030 | | 2 | 3 | 2 | 3 | 2 | 3 | 1,4 |

NOTES:



- Open-drain output, measured with open-drain test load.
- RxC is RTxC or TRxC, whichever is supplying the receive clock.
- TxC is TRxC or RTxC, whichever is supplying the transmit clock.
- Units equal to τ_{S} .

*Timings are preliminary and subject to change.
†Units equal to τ_{PC} .




Inter

**General
Timing**



**Reset
Timing
Z8030**



Z8530 AC CHARACTERISTICS

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|-----------|-----------------------------------|------------------|-------------------|------------------|-------------------|------------------|-------------------|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | TwPCI | PCLK Low Width | 105 ^a | 2000 ^a | 70 ^a | 1000 ^a | 50 ^a | 1000 ^a | |
| 2 | TwPCh | PCLK High Width | 105 ^a | 2000 ^a | 70 ^a | 1000 ^a | 50 ^c | 1000 ^a | |
| 3 | TfPC | PCLK Fall Time | | 20 ^a | | 10 ^a | | 10 ^a | |
| 4 | TrPC | PCLK Rise Time | | 20 ^a | | 10 ^a | | 10 ^a | |
| 5 | TcPC | PCLK Cycle Time | 250 ^a | 4000 ^a | 165 ^a | 2000 ^a | 125 ^a | 2000 ^a | |
| 6 | TsA(WR) | Address to WR ↓ Setup Time | 80 ^a | | 80 ^a | | 70 ^a | | |
| 7 | ThA(WR) | Address to WR ↑ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 8 | TsA(RD) | Address to RD ↓ Setup Time | 80 ^a | | 80 ^a | | 70 ^a | | |
| 9 | ThA(RD) | Address to RD ↑ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 10 | TsIA(PC) | INTACK to PCLK ↑ Setup Time | 10 ^a | | 10 ^a | | 10 ^a | | |
| 11 | TsIAi(WR) | INTACK to WR ↓ Setup Time | 200 ^a | | 160 ^a | | 145 ^a | | 1 |
| 12 | ThIA(WR) | INTACK to WR ↑ Hold Time | 0 ^c | | 0 ^c | | 0 ^c | | |
| 13 | TsIAi(RD) | INTACK to RD ↓ Setup Time | 200 ^a | | 160 ^a | | 145 ^a | | 1 |
| 14 | ThIA(RD) | INTACK to RD ↑ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 15 | ThIA(PC) | INTACK to PCLK ↑ Hold Time | 100 ^a | | 100 ^a | | 85 ^a | | |
| 16 | TsCE(WR) | CE Low to WR ↓ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 17 | ThCE(WR) | CE to WR ↑ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | |
| 18 | TsCEh(WR) | CE High to WR ↓ Setup Time | 100 ^a | | 70 ^a | | 60 ^a | | |
| 19 | TsCE(RD) | CE Low to RD ↓ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 20 | ThCE(RD) | CE to RD ↑ Hold Time | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 21 | TsCEh(RD) | CE High to RD ↓ Setup Time | 100 ^a | | 70 ^a | | 60 ^a | | 1 |
| 22 | TwRDI | RD Low Width | 390 ^a | | 200 ^a | | 150 ^a | | 1 |
| 23 | TdRD(DRA) | RD ↓ to Read Data Active Delay | 0 ^c | | 0 ^c | | 0 ^c | | |
| 24 | TdRDr(DR) | RD ↑ to Read Data Not Valid Delay | 0 ^a | | 0 ^a | | 0 ^a | | |
| 25 | TdRDi(DR) | RD ↓ to Read Data Valid Delay | | 250 ^a | | 180 ^a | | 140 ^a | |
| 26 | TdRD(DRz) | RD ↑ to Read Data Float Delay | | 70 ^a | | 45 ^a | | 40 ^a | 2 |

NOTES:

1. Parameter does not apply to Interrupt Acknowledge transactions.
 2. Float delay is defined as the time required for a ±0.5V change at the output with a maximum dc load and minimum ac load.
- *Timings are preliminary and subject to change.
 †Units in nanoseconds (ns).

Z8530 AC CHARACTERISTICS (Continued)

| Number | Symbol | Parameter |
|--------|------------|--|
| 27 | TdA(DR) | Address Required Valid to Valid Delay |
| 28 | TwWRi | WR Low Width |
| 29 | TdDW(WR) | Write Data to WR ↓ Setup |
| 30 | ThDW(WR) | Write Data to WR ↑ Hold Time |
| 31 | TdWR(W) | WR ↓ to Wait Valid Delay |
| 32 | TdRD(W) | RD ↓ Wait Valid Delay |
| 33 | TdWR(REQ) | WR ↓ to W/REQ Not Valid |
| 34 | TdRD(REQ) | RD ↓ to R/REQ Not Valid |
| 35 | TdWR(REQ) | WR ↓ DTR/REQ Not Valid |
| 36 | TdRD(REQ) | RD ↓ to DTR/REQ Not Valid |
| 37 | TdPC(INT) | PCLK ↓ to INT Valid Delay |
| 38 | TsIAi(RD) | INTACK to RD ↓ (Acknowledge) |
| 39 | TwRDA | RD (Acknowledge) Width |
| 40 | TdRDA(DR) | RD ↓ (Acknowledge) to Read Valid Delay |
| 41 | TsIE(RDA) | IEI to RD ↓ (Acknowledge) Time |
| 42 | TsIE(RDA) | IEI to RD ↑ (Acknowledge) Time |
| 43 | TdIE(REQ) | IEI to REQ Delay Time |
| 44 | TdPC(REQ) | PCLK ↑ to REQ Delay |
| 45 | TdRDA(INT) | RD ↓ to INT Inactive Delay |
| 46 | TdRD(WRQ) | RD ↑ to WR ↓ Delay for No |
| 47 | TdWRQ(RD) | WR ↑ to RD ↓ Delay for No |
| 48 | TwRES | WR and RD Coincident Load |
| 49 | Trc | Valid Access Recovery Time |

NOTES:

3. Parameter applies only between transactions involving the
 4. Open-drain output, measured with open-drain test load.
 5. Parameter is system dependent. For any ECC in the device in the delay chain, TsIE(RDA) for the JCC, and TdIE
- *Timings are preliminary and subject to change.
 †Units in nanoseconds (ns).


- a Tested
- b Guaranteed by Design
- c Guaranteed by Characterization

Z8030/Z8530 GENERAL TIMING AC CHARACTERISTICS

| Number | Symbol | Parameter | 4 MHz | | 6 MHz | | 8 MHz | | Notes*† |
|--------|-------------|---|----------------------------|--------------------|----------------------------|--------------------|----------------------------|--------------------|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| 1 | TdPC(REQ) | PCLK ↓ to $\overline{W}/\overline{REQ}$ Valid Delay | | 250 ^a | | 250 ^a | | 250 ^a | |
| 2 | TdPC(W) | PCLK ↓ to Wait Inactive Delay | | 350 ^a | | 350 ^a | | 350 ^a | |
| 3 | TsRXC(PC) | \overline{RxC} ↑ to PCLK ↑ Setup Time (PCLK + 4 case only) | 80 | TwPCL ^c | 70 | TwPCL ^c | 60 | TwPCL ^c | 1,4 |
| 4 | TsRXD(RXCr) | RxD to \overline{RxC} ↑ Setup Time (X1 Mode) | 0 ^a | | 0 ^a | | 0 ^a | | 1 |
| 5 | ThRXD(RXCr) | RxD to \overline{RxC} ↑ Hold Time (X1 Mode) | 150 ^a | | 150 ^a | | 150 ^a | | 1 |
| 6 | TsRXD(RXCf) | RxD to \overline{RxC} ↓ Setup Time (X1 Mode) | 0 ^a | | 0 ^a | | 0 ^a | | 1,5 |
| 7 | ThRXD(RXCf) | RxD to \overline{RxC} ↓ Hold Time (X1 Mode) | 150 ^c | | 150 ^c | | 150 ^c | | 1,5 |
| 8 | TsSY(RXC) | SYNC to \overline{RxC} ↑ Setup Time | -200 ^a | | -200 ^a | | -200 ^a | | 1 |
| 9 | ThSY(RXC) | SYNC to \overline{RxC} ↑ Hold Time | 3TcPC ^c +400 | | 3TcPC ^c +320 | | 3TcPC ^c +250 | | 1 |
| 10 | TsTXC(PC) | \overline{TxC} ↓ to PCLK ↑ Setup Time | 0 ^a | | 0 ^a | | 0 ^a | | 2,4 |
| 11 | TdTXC(TXD) | \overline{TxC} ↓ to TxD Delay (X1 Mode) | | 300 ^a | | 230 ^a | | 200 ^a | 2 |
| 12 | TdTxCr(TXD) | \overline{TxC} ↑ to TxD Delay (X1 Mode) | | 300 ^a | | 230 ^a | | 200 ^a | 2,5 |
| 13 | TdTXD(TRX) | TxD to \overline{TRxC} Delay (Send Clock Echo) | | 200 ^a | | 200 ^a | | 200 ^a | |
| 14 | TwRTXh | \overline{RTxC} High Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 15 | TwRTXl | \overline{RTxC} Low Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 16 | TcRTX | \overline{RTxC} Cycle Time (RxD, TxD) | 1000 ^a | | 640 ^a | | 500 ^a | | 6,7 |
| 17 | TcRTXX | Crystal Oscillator Period | 250 ^c | 1000 ^c | 165 ^c | 1000 ^c | 125 ^c | 1000 ^c | 3 |
| 18 | TwTRXh | \overline{TRxC} High Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 19 | TwTRXl | \overline{TRxC} Low Width | 180 ^a | | 180 ^a | | 150 ^a | | 6 |
| 20 | TcTRX | \overline{TRxC} Cycle Time | 1000 ^a | | 640 ^a | | 500 ^a | | 6,7 |
| 21 | TwEXT | \overline{DCD} or \overline{CTS} Pulse Width | 200 ^a | | 200 ^a | | 200 ^a | | |
| 22 | TwSY | SYNC Pulse Width | 200 ^a | | 200 ^a | | 200 ^a | | |


NOTES:

- RxC is RTxC or TRxC, whichever is supplying the receive clock.
 - TxC is TRxC or RTxC, whichever is supplying the transmit clock.
 - Both RTxC and SYNC have 30 pF capacitors to ground connected to them.
 - Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.
 - Parameter applies only to FM encoding/decoding.
 - Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
 - The maximum receive or transmit data is ¼ PCLK.
- *Timings are preliminary and subject to change.
†Units in nanoseconds (ns).




a Tested
b Guaranteed by Design
c Guaranteed by Characterization


**Interrupt
Acknowledge
Timing
Z8030**



**Reset
Timing
Z8530**



**Cycle
Timing
Z8530**



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Timers & Support Products](#) category:

Click to view products by [ZiLOG](#) manufacturer:

Other Similar products are found below :

[MIC1557YD5-TR](#) [NLV14541BDG](#) [PT8A2515TAEX](#) [PT8A2514APE](#) [S-35710M01I-E8T3U](#) [S-35720C01A-K8T2U](#) [SY87700ALZG](#)
[LM555CM](#) [SA555S-13](#) [SE556J](#) [S-1410H30-K8T2U4](#) [S-35710C01I-K8T2U](#) [S-35720C01I-K8T2U](#) [S-35720C02I-K8T2U](#) [S-35730C01I-K8T2U](#) [S-35740C01I-K8T2U](#) [S-1410G29-K8T2U4](#) [S-1410A28-K8T2U4](#) [S-1410I45-K8T2U4](#) [ALD555PAL](#) [ALD7555PAL](#) [AD807A-155BRZ](#) [AD808-622BRZ](#) [ADN2807ACPZ](#) [ADN2814ACPZ](#) [ADN2819ACPZ-CML](#) [SE555QS-13](#) [ZSCT1555N8TA](#) [XD556](#) [NJM567D](#)
[NE555L-D08-T](#) [NE555N](#) [NE555N](#) [XD555](#) [XD7555](#) [XD551](#) [LMC555N](#) [LM555N](#) [TLC555N](#) [ICM7555CD](#) [ICM7242IPAZ](#) [ICM7555IPAZ](#)
[ICM7242IPA+](#) [ICM7555IPA+](#) [ICM7556IPD+](#) [ALD2502SBL](#) [MC14541BDG](#) [ICM7556ISD+](#) [MC14541BDR2G](#) [ICM7556ISD+T](#)