

NB9C' &": Ua]'mcZA]WcWblfc"Yfg

N' & \$*(&A71

DfcXi WiGdYWZWUhjcb

PS039201-0217

PRELIMINARY





K Ufb]b[. DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

@ 9 GI DDCFH DC @ M

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

5gii gYX'\ YfY]b

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

8 cW a Ybh8]gWUja Yf

©2017 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

ZNEO32! is a trademark or registered trademark of Zilog, Inc. All other product or service names are the property of their respective owners.

Revision History

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

	FYj]g]cb	•	
8 UHY	@Yj Y`	8 Yg W i]dh]cb	D u [Y
Feb 2017	01	Original issue.	




%" Cj Yfj]Yk '

⇒blfcXi Wjcb

Zilog's Z32F0642 microcontroller, a member of the ZNEO32! Family of microcontrollers, is a cost-effective and high performance 32-bit microcontroller that is ideal for use in motor applications.

This Z32F0642 MCU offers 3-phase PWM generator units which are suitable for inverter motor drive systems. A built-in 3-phase PWM generator controls one inverter motor. One 12-bit high speed ADC unit with 12-channel analog multiplexed inputs is included to gather feedback from the motor. This MCU can control up to one inverter motor. Multiple powerful external serial interfaces help communicate with on-board sensors and devices.


Figure 1-1 shows a block diagram of the Z32F0642 MCU.



:][i fY'%1%6 `cW_'8]U[fUa '




Figure 1-2 displays the pin layout of the Z32F06423AKE MCU.



:][ifY"%1&"D]b"@Umcihifl@E: D!' &L"



Figure 1-3 displays the pin layout of the Z32F06423AEE MCU.



:][ifY'%'' 'D]b'@Umcihifl@E: D!(, Ł'

DG\$' - &\$'%\\$\&%+` DF9 @A =B5 F M'



DfcXi Wh: YUhi fYg

The Z32F0642 MCU offers the following features:

- High performance, low-power Cortex-M0 core
- 64 KB code Flash memory
 - Endurance: 10,000 times at room temperature
 - Retention: 10 years
- 4 KB SRAM
- General Purpose I/O (GPIO)
 - 44 ports (PA[15:0], PB[7:0], PC[15:0], PD[3:0]): 48-Pin
 - 30Ports (PA[9:0], PB[7:0], PC[1:0], PC[8:7], PC[15:10], PD[3:2]) : 32-Pin
- 3-phase Motor PWM (MPWM) with ADC triggering function
 - 1-channel
- 1 MSPS high-speed 12-bit ADC with sequential conversion function
 - 12-channel : 48-Pin
 - 10-channel: 32-Pin
- Timer
 - 16-bit 4-channel
- Free Run Timer (FRT)
 - 32-bit 1-channel
- Watchdog Timer (WDT)
 - 32-bit 1-channel
- External communication ports:
 - 2-channel UARTs
 - 1-channel I²C
 - 1-channel SPI
- Hardware Divider (DIV64)
- On-chip RC-oscillator
 - HSI: 40 MHz(±3% @-40 ~ +105 °C)
 - LSI: 40 kHz($\pm 20\%$ @-40 ~ +105°C)
- System fail-safe function by clock monitoring
- XTAL OSC fail monitoring
- Power on reset
- Programmable low voltage detector (brown-out detector)
- Debug and emergency stop function
- SWD debugger
- Supports UART and SPI ISP
- Power down mode
 - IDLE, STOP1, STOP2 modes
- Sub-active mode
 - System used external 32.768 kHz crystal or system used internal 40 kHz LSI
- Operating frequency
 - 40 kHz ~ 40 MHz

- External 32.768 kHz crystal
- Operating voltage
 - 2.2 V ~ 5.5 V
- Two package options:
 - LQFP-32
 - LQFP-48

Table 1-1 lists the device information.


HUV`Y`%%8 Yj]WY`HmdY`

DUfhBi a VYf	: `Ug\	GF5A	I 5FH	GD≓	= &7 [·]	ADK A	587	#C`Dcfhg`	DUW_U[Y
Z32F06423AKE	64KB	4KB	2	1	1	1	1-unit 10 ch	30	LQFP-32
Z32F06423AEE	64KB	4KB	2	1	1	1	1-unit 12 ch	44	LQFP-48



5 fW() hYWFi fY

Figure 1-4 shows the block diagram of the Z32F0642 MCU.



:][i fY'%]('6 cW_'8]U[fUa '

: i bWjcbU'8 YgWjdljcb'

The following section provides an overview of the features of the Z32F0642 microcontroller.

5 FA 7 cfh 1 ! A \$

- ARM powered Cortex-M0 core based on ARMv6M architecture which is optimized for small size and low power systems
- On-core system timer (SYSTICK) provides a simple 24-bit timer that makes it easy to manage the system operation
- Thumb-compatible Thumb-2 only instruction set processor core makes code high-density
- Hardware division and single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) provides deterministic interrupt handling
- SWD debugging features
- Max 40 MHz operating frequency with one wait execution

BYghYX'JYWfcf!=bhYffi dh7cblfc``Yf'fBJ=7₺

- The ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M0 core handles all
 internal and external exceptions. When an interrupt condition is detected, the processor state is
 automatically stored to the stack and automatically restored from the stack at the end of the
 interrupt service routine
- The vector is fetched in parallel to the state saving, which enables efficient interrupt entry
- The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoring

*(# &? 6 '=bhYfbU'7cXY': `Ug\ 'A Ya cfmi

- The Z32F0642 MCU provides internal 64/32KB code Flash memory and its controller. This is sufficient to program motor algorithms and generally control the system. Self-programming is available and ISP and SWD programming is also supported in boot or debugging mode.
- Instruction and data cache buffers are available and overcome the low bandwidth Flash memory. The CPU can access Flash memory with one wait state up to 40 MHz bus frequency.

(?6'\$!k Uhi=bhYfbU'GF5A'

 On chip 4 KB 0-wait SRAM can be used for working memory space and program code can be loaded on this SRAM.

6cch@c[]W

The smart boot logic supports Flash programming. The Z32F0642 MCU can be accessed by the
external boot pin and UART and SPI programming are available in Boot mode. UART0 or SPI is
used in boot mode communication.

GnghYa '7 cblfc`'l b]hfG7 l 년

• The SCU block manages internal power, clock, reset, and operation modes. It also controls analog blocks (Oscillator Block, VDC and BOD (LVD)).

' &!V]hK UhW Xc['H]a Yf 'fK 8 HL'

The watchdog timer performs the system monitoring function. It generates an internal reset or

 DfcXi WiGdYWZWUHcb Cj Yfj]Yk

interrupt to notice abnormal status of the system.

Ai `hj!di fdcgY'% !V]hHja Yf

- Four-channel 16-bit general purpose timers support the following functions:
 - Periodic timer mode
 - Counter mode
 - PWM mode
 - Capture mode
- Built-in timer also supports counter-synchronization mode, which can generate synchronized waves and timing.

Achcf'DK A'; YbYfUhcf'

- 3-phase Motor PWM Generator is implemented. 16-bit up/down counter with prescaler supports triangular and saw tooth waveform
- The PWM has the ability to generate an internal ADC trigger signal to measure the signal on time
- Dead time insertion and emergency stop functionality help the chip and system maintain safety conditions

GYf]U'DYf]d\ YfU'=bhYfZUWY'fGD=L'

 Synchronous serial communication is provided with the SPI block. The Z32F0642 MCU has a 1channel SPI module. Boot mode uses this SPI block to download the Flash program.

±bhYf!±bhY[fUhYX'7]fWi]h±bhYfZUWY'fl≗7₺

The Z32F0642 MCU has a 1-channel I²C block and it supports up to 400 kHz I²C communication.
 Master and the Slave modes are supported.

Ib]jYfgU'5 gmbWlfcbcig'FYWY]jYf#HfUbga]hhYf'fl5FHL'

 The Z32F0642 MCU has a 2-channel UART block. For accurate baud rate control, a fractional baud rate generator is provided.

; YbYfU'DCFH'#Cg'

- 16-bit PA, 8-bit PB, 16-bit PC, and 4-bit PD ports are available and provide the following functionality:
 - General I/O port
 - Independent bit set/clear function
 - External interrupt input port
 - Programmable pull-up and open-drain selection
 - On-chip input debounce filter

%&!V]h5 bUc[!hc!8][]hU 7 cbj YfhYf f5 8 7 L

 One built-in ADC unit can convert analog signal up to 1 MSPS (sample per second) conversion rate. The 12-channel analog MUX provides various combinations from external analog signals.

< Uf Xk Uf Y'8]j] XYf 'fB =J*(と

• The divider module provides a hardware divider with the ability to accelerate complicated

DG\$' - &\$'%\$&%+' DF9 @A =B5 FM' ,

calculations. This divider is a sequential 64-bit/32-bit divider that requires 32 clock cycles for one operation.

D]b'8 YgW]dh]cb'

The pin configurations listed in Table 1-2 contain two pairs of power/ground pins and other dedicated pins. These multi-function pins provide four selections of functions including GPIO. The configuration, including pin ordering, can be changed without notice.

HUV`Y'%&'D]b'8 YgW]dh]cb'

P	in No	Pin Name	Туре	Description	Remark
LQFP-48	LQFP-32				
4		PD0	IOUS	PORT D Bit 0 Input/Output	
1	-	SS	1/0	SPI Channel Slave Select In/Out	
2		PC4	IOUS	PORT C Bit 4 Input/Output	
2	-	TOIO	1/0	Timer 0 Input/Output	
		PC5	IOUS	PORT C Bit 5 Input/Output	
3	-	RXD1	ı	Uart RXD1 Input	
		T1IO	1/0	Timer 1 Input/Output	
		PC6	IOUS	PORT C Bit 6 Input/Output	
4	-	TXD1	0	Uart TXD1 Output	
		T2IO	1/0	Timer 2 Input/Output	
-	2	PB7	IOUS	PORT B Bit 7 Input/Output	
5	3	OVIN	ı	PWM Over-voltage input signal	
	4	PB6	IOUS	PORT B Bit 6 Input/Output	
6	4	PRTIN	ı	PWM Protection Input signal	
7	_	PB5	IOUS	PORT B Bit 5 Input/Output	
7	5	MPWMWL	0	MPWM WL Output	
0	-	PB4	IOUS	PORT B Bit 4 Input/Output	
8	6	MPWMWH	0	MPWM WH Output	
		PB3	IOUS	PORT B Bit 3 Input/Output	
9	7	MPWMVL	0	MPWM VL Output	
		MISO	1/0	SPI Channel Master In / Slave Out	
		PB2	IOUS	PORT B Bit 2 Input/Output	
10	8	MPWMVH	0	MPWM VH Output	
		MOSI	I/O	SPI Channel Master Out / Slave In	
		PB1	IOUS	PORT B Bit 1 Input/Output	
11	9	MPWMUL	0	MPWM UL Output	
		SCK	1/0	SPI Channel CLK In / Out	
		PB0	IOUS	PORT B Bit 0 Input/Output	
12	10	MPWMUH	0	MPWM UH Output	
		SS	I/O	SPI Channel Slave Select In / Out	
13	11	PC14	IOUS	PORT C Bit 14 Input/Output	
15	11	RXD0	ı	Uart RXD0 Input	
14	12	PC15	IOUS	PORT C Bit 15 Input/Output	
14	12	TXD0	0	Uart TXD0 Output	
		PC11	IOUS	PORT C Bit 11 Input/Output	
15	13	BOOT	IU	Boot mode Selection Input	Pull-up
		TOIO	I/O	Timer 0 Input/Output	
16		PC9	IOUS	PORT C Bit 9 Input/Output	
10	•	CLKO	0	System Clock Output	



17						
18	17	-	PC3	IOUS	PORT C Bit 3 Input/Output	
20	18	-	PC2	IOUS		
PCO	19	-	GND	Р	GND	
14 SWCLK 1 SWD Clock Input Pull-up RXD1 1 Uart1 RXD1 Input Pull-up PC1 IOUS PORT C 8lt 1 Input/Output Pull-up TXD1 O Uart1 TXD1 Output PCR	20	-	VDD	Р	VDD	
21			PC0	IOUS	PORT C Bit 0 Input/Output	
PC1	21	14	SWCLK	1		Pull-up
22			RXD1	1	Uart1 RXD1 Input	
TXD1			PC1	IOUS	PORT C Bit 1 Input/Output	
PC7	22	15	SWDIO	1/0	SWD Data Input/Output	Pull-up
23			TXD1	0	Uart1 TXD1 Output	
T3IO			PC7	IOUS	PORT C Bit 7 Input/Output	
PCS	23	16	SCL	1/0	I ² C Channel SCL In/Out	
24			T310	1/0	Timer 3 Input/Output	
SDA	24	47	PC8	IOUS	PORT C Bit 8 Input/Output	
Tolio	24	1/	SDA	1/0	I ² C Channel SDA In/Out	
TOIO	25		PA12	IOUS	PORT A Bit 12 Input/Output	
T110	25	-	T0IO	1/0	Timer 0 Input/Output	
T110	26		PA13	IOUS	PORT A Bit 13 Input/Output	
T2 O	26	-	T1I0	1/0	Timer 1 Input/Output	
T2IO	27		PA14	IOUS	PORT A Bit 14 Input/Output	
T3IO	27	-	T2IO	1/0	Timer 2 Input/Output	
T3IO	20		PA15	IOUS	PORT A Bit 15 Input/Output	
18	28	-	T310	1/0	Timer 3 Input/Output	
AINO			PA0	IOUS	PORT A Bit 0 Input/Output	
PA1	29	18	T2IO	1/0	Timer 2 Input/Output	
T3IO			AIN0	IA	Analog Input 0	
AIN1			PA1	IOUS	PORT A Bit 1 Input/Output	
PA2 IOUS PORT A Bit 2 Input/Output	30	19	T310	1/0	Timer 3 Input/Output	
SS			AIN1	IA	Analog Input 1	
WDTO O Watchdog Timer Overflow Output			PA2	IOUS	PORT A Bit 2 Input/Output	
WDTO	21	20	SS	I/O	SPI Channel Slave Select In / Out	
PA3	21	20	WDTO	0	Watchdog Timer Overflow Output	
SCK			AIN2	IA	Analog Input 2	
STBO			PA3	IOUS	PORT A Bit 3 Input/Output	
STBO O Power Down Mode Output	27	21	SCK	1/0	SPI Channel CLK In / Out	
PA4	32	21	STBO	0	Power Down Mode Output	
33 22 AIN4 IA Analog Input 4			AIN3	IA	Analog Input 3	
AIN4 IA Analog Input 4 PA5 IOUS PORT A Bit 5 Input/Output AIN5 IA Analog Input 5 PA6 IOUS PORT A Bit 6 Input/Output TOIO I/O Timer 0 Input/Output AIN6 IA Analog Input 6 PA7 IOUS PORT A Bit 7 Input/Output T1IO I/O Timer 1 Input/Output AIN7 IA Analog Input 7 PA8 IOUS PORT A Bit 8 Input/Output T2IO I/O Timer 2 Input/Output T2IO I/O Timer 2 Input/Output T2IO I/O Timer 0 Input/Output AIN8 IA Analog Input 8 PA9 IOUS PORT A Bit 9 Input/Output	22	22	PA4	IOUS	PORT A Bit 4 Input/Output	
AIN5		22	AIN4	IA	Analog Input 4	
AIN5	2/1	22	PA5	IOUS	PORT A Bit 5 Input/Output	
Tolo	54	23	AIN5	IA	Analog Input 5	
AIN6 IA Analog Input 6 PA7 IOUS PORT A Bit 7 Input/Output T1IO I/O Timer 1 Input/Output AIN7 IA Analog Input 7 PA8 IOUS PORT A Bit 8 Input/Output T2IO I/O Timer 2 Input/Output T0IO I/O Timer 0 Input/Output AIN8 IA Analog Input 8 PA9 IOUS PORT A Bit 9 Input/Output			PA6	IOUS	PORT A Bit 6 Input/Output	
PA7 IOUS PORT A Bit 7 Input/Output	35	24	T0IO	I/O	Timer 0 Input/Output	
36 25 T1IO I/O Timer 1 Input/Output			AIN6	IA	Analog Input 6	
AIN7 IA Analog Input 7 PA8 IOUS PORT A Bit 8 Input/Output T2IO I/O Timer 2 Input/Output T0IO I/O Timer 0 Input/Output AIN8 IA Analog Input 8 PA9 IOUS PORT A Bit 9 Input/Output			PA7	IOUS	PORT A Bit 7 Input/Output	
PA8 IOUS PORT A Bit 8 Input/Output	36	25	T1I0	1/0	Timer 1 Input/Output	
T2IO			AIN7	IA	Analog Input 7	
T0IO I/O Timer 0 Input/Output			PA8	IOUS		
AIN8 IA Analog Input/Output PA9 IOUS PORT A Bit 9 Input/Output	27	26	T2IO	I/O	Timer 2 Input/Output	
PA9 IOUS PORT A Bit 9 Input/Output	31	20	T0IO	1/0	Timer 0 Input/Output	
38 7/			AIN8	IA	Analog Input 8	
T3IO I/O Timer 3 Input/Output	38	27				
	30	2,	T3I0	I/O	Timer 3 Input/Output	

		T1I0	1/0	Timer 1 Input/Output	<u> </u>
		AIN9	IA	Analog Input 9	
39		PA10	IOUS	PORT A Bit 10 Input/Output	
	-	AIN10	IA	Analog Input 10	
40		PA11	IOUS	PORT A Bit 11 Input/Output	
40	-	AIN11	IA	Analog Input 11	
44	20	PC10	IOUS	PORT C Bit 10 Input/Output	
41	28	nRESET	IU	External Reset Input	Pull-up
42	29	VDD	Р	VDD	
43	30	GND	Р	GND	
		PC13	IOUS	PORT C Bit 13 Input/Output	
44	31	T2IO	1/0	Timer 2 Input/Output	
		XOUT	OA	External Crystal Oscillator Output	
		PC12	IOUS	PORT C Bit 12 Input/Output	
45	32	T3IO	1/0	Timer 3 Input/Output	
		XIN	IA	External Crystal Oscillator Input	
		PD3	IOUS	PORT D Bit 3 Input/Output	
46	1	MISO	1/0	SPI Channel Master In / Slave Out	
40	1	SDA	1/0	I ² C Channel SDA In/Out	
		SXIN	1	External Crystal Sub Oscillator Input	
		PD2	IOUS	PORT D Bit 2 Input/Output	
47	2	MOSI	1/0	SPI Channel Master Out / Slave In	
47	2	SCL	1/0	I ² C Channel SCL In/Out	
		SXOUT	OA	External Crystal Sub Oscillator Output	
40		PD1	IOUS	PORT D Bit 1 Input/Output	
48	48 -	SCK	1/0	SPI Clock Input/Output	

Notation: I=Input, O=Output, U=Pull-up, D=Pull-down,


S=Schmitt-Trigger Input Type, C=CMOS Input Type, A=Analog, P=Power

Pin order may be changed with revision notice



A Ya cfmA Ud

Figure 1-5 shows the memory map.



:][i fY'%) 'A Ya cfmA Ud'

 Embedded in Life DfcXi WiGdYWZWLijcb 7 DI
An DXYS Company

&" 7 DI '

7cffYI!A\$'7cfY'

The CPU core is supported by the ARM Cortex-M0 processor, which provides a high-performance, low-cost platform. To learn more about Cortex M0, refer to document number DDI0432C from ARM.

=bhYffi dh7cblfc"Yf"

Table 2-1 shows the Interrupt Vector Map.

HUV Y &! %=bhYffi dhJYWfcf AUd

Priority	Vector Address	Interrupt Source
-16	0x0000_0000	Stack Pointer
-15	0x0000_0004	Reset Address
-14	0x0000_0008	NMI Handler
-13	0x0000_000C	Hard Fault Handler
-12	0x0000_0010	MPU Fault Handler
-11	0x0000_0014	BUS Fault Handler
-10	0x0000_0018	Usage Fault Handler
-9	0x0000_001C	
-8	0x0000_0020	
-7	0x0000_0024	Reserved
-6	0x0000_0028	
-5	0x0000_002C	SVCall Handler
-4	0x0000_0030	Debug Monitor Handler
-3	0x0000_0034	Reserved
-2	0x0000_0038	PenSV Handler
-1	0x0000_003C	SysTick Handler
0	0x0000_0040	LVDFAIL
1	0x0000_0044	SYSCLKFAIL
2	0x0000_0048	MOSCFAIL
3	0x0000_004C	SOSCFAIL
4	0x0000_0050	WDT
5	0x0000_0054	TIMER0
6	0x0000_0058	TIMER1
7	0x0000_005C	TIMER2
8	0x0000_0060	TIMER3
9	0x0000_0064	FRT
10	0x0000_0068	GPIOAE

11	0x0000_006C	GPIOAO
12	0x0000_0070	GPIOBE
13	0x0000_0074	GPIOBO
14	0x0000_0078	GPIOCE
15	0x0000_007C	GPIOCO
16	0x0000_0080	GPIODE
17	0x0000_0084	GPIODO
18	0x0000_0088	MPWM
19	0x0000_008C	MPWMPROT
20	0x0000_0090	MPWMOVV
21	0x0000_0094	12C
22	0x0000_0098	SPI
23	0x0000_009C	UARTO
24	0x0000_00A0	UART1
25	0x0000_00A4	ADC
26	0x0000_00A8	
27	0x0000_00AC	
28	0x0000_00B0	Description
29	0x0000_00B4	Reserved
30	0x0000_00B8	
31	0x0000_00BC	

BchY.

Each interrupt has an associated priority-level register. Each of them is 2 bits wide, occupying the two MSBs of the Interrupt Priority Level registers. Each Interrupt Priority Level register occupies 1 byte (8 bits). NVIC registers in the Cortex-M0 processor can only be accessed using word-size transfers, so for each access, four Interrupt Priority Level registers are accessed at the same time.

'" 6cchAcXY

6cchAcXY'D]bg'

The Z32F0642 MCU has a Boot mode option to program internal Flash memory. Enter Boot mode by setting the BOOT pin to 'L' at reset timing. (Normal state is 'H').

Boot mode supports UART boot and SPI boot. UART boot uses the UART0 port, and SPI boot uses SPI. The pins for Boot mode are listed in Table 3-1.


HUV'Y' !%6 cchAcXY'D]bg

6`cW_	D]b BUa Y	8]f	8 Yg W]dh]cb [·]
CVCTEM	nRESET/PC10	I	Reset Input signal
SYSTEM	BOOT/PC11	I	'0' to enter Boot mode
UART0	RXD0/PC14	I	UART Boot Receive Data
UARTU	TXD0/PC15	0	UART Boot Transmit Data
	SS/PA2	I	SPI Boot Slave Select
SPI	SCK/PA3	I	SPI Boot Clock Input
	MOSI/PD2	I	SPI Boot Data Input
	MISO/PD3	0	SPI Boot Data Output


6cchAcXY7cbbYWgcbg

Users can design the target board using either of the Boot mode ports – UART or SPI.

Figures 3-1 through 3-3 show sample Boot mode connection diagrams.




:][i fY' !%6 cchA cXY'7 cbbYW1]cb'8]U[fUa '



:][i fY" !&"GD=6 cch7 cbbYW1]cb"8]U[fUa "

=GD'AcXY'7cbbYW¶cbg'

Users can design the target board using any ISP mode port.




:][i fY' !' '=GD'UbX'9!D; AŽ'7cbbYW1jcb'8]U[fUa '

("GmghYa 7cblfc`Ib]hfG7IŁ

Cj Yfj]Yk

The Z32F0642 MCU has a built-in intelligent power control block which manages system analog blocks and operating modes. Internal reset and clock signals are controlled by the SCU block to optimize system performance and power dissipation.




:][i fY'(!%G71 '6 cW_'8]U[fUa '

7 cW GnghYa

The Z32F0642 MCU has two main operating clocks. One is HCLK which supplies the clock to the CPU and AHB bus system. The other clock is PCLK which supplies the clock to Peripheral systems.

Users can control the clock system variation with software. Figure 4-2 shows the clock system of the chip.



:][i fY'(!&7`cW_'HfYY'7cbZ][i fUf]cb'

Each of the mux to switch clock sources has a glitch-free circuit. Therefore, the clock can be switched without risk of glitches occurring. When you try to change the clock mux control, both clock sources should be alive. If one of them is not alive, the clock change operation is stopped and the system will be halted and not be recovered.

Table 4-1 lists the clock sources and their description.

HUV'Y'(!%7'cW'GcifWYg'

7`cW_'BUa Y'	:fYeiYbWmi	8 Yg W]dh]cb
MOSC	4-16 MHz	External Crystal OSC
SOSC	32.768 kHz	External Sub Crystal OSC
HSI	40 MHz	High Speed Internal OSC
LSI	40 kHz	Low Speed Internal OSC

<7 @ '7 `cW '8 ca U]b '

The HCLK clock feeds the clock to the CPU and AHB bus. Cortex-M0 CPU requires two clocks related to the HCLK clock, FCLK and HCLK. FCLK is the free running clock and is always running except in Power Down mode. HCLK can be stopped in Sleep mode and Power Down mode.

The bus system and memory systems are operated by the MCLK clock. The maximum bus operating clock speed is 40 MHz.

D7 @ 7`cW 8 ca U]b

PCLK_B is the master clock of all the peripherals. Each peripheral's clock is enabled in the SCU.PCER1 and SCU.PCER2 registers. Prior to enabling the PCLK_B input clock of each block, the peripheral is not accessible, even to read its registers. For FRT, various clocks can be used; however, CRC16 uses PCLK_A. This clock can be stopped in Power Down mode.

7 cw 7 cb2 i fuljcb DfcWXXi fY


After power up, the default system clock is fed by the LSI (40 kHz) clock. LSI is enabled by default during the power up sequence. The other clock sources are enabled by user controls with the LSI system clock.

The HSI (40 MHz) clock can be enabled by the SCU.CSCR register.

The MOSC (4-16 MHz) clock can be enabled by the SCU.CSCR register. Before enabling the MOSC block, the pin mux configuration should be set for XIN, XOUT function. PC12 and PC13 pins are shared with MOSC's XIN and XOUT function – PCC.MR and PCC.CR registers should be correctly configured. After enabling the MOSC block, it is necessary to wait for more than 5 msec to ensure stable operation of crystal oscillation.

The SOSC (32.768 kHz) clock can be enabled by the SCU.CSCR register. Before enabling the SOSC block, the pin mux configuration should be set for SXIN, SXOUT function. PD3 and PD2 pins are shared with SOSC's SXIN and SXOUT function – PCD.MR and PCD.CR registers should be correctly configured. After enabling the SOSC block, it is necessary to wait for more than 10 msec to ensure stable operation of crystal oscillation.

You can change MCLK using the SCU.SCCR register. Figure 4-3 shows an example flow chart of the process to configure the system clock.



:][i fY'(!' '7`cW_'7\ Ub[Y'DfcWYXi fY'

When you speed the system clock up to maximum operating frequency, check the configuration of Flash wait control. Flash read access time is a limiting factor for performance. The wait control recommendation is provided in Table 4-2.

HUV'Y'(!&: 'Ug\ 'K U]hi7 cblfc`'F YWca a YbXUt]cb'

:A"7:; "K5+H"	: @5 G< '5 WW//gg 'K U]h	5 jU]`UV`Y`AUI`GmghYa`7`cW_`:fYeiYbWm
00	0 clock wait	~20MHz
01	1 clock wait	~40MHz
10	2 clock wait	~40MHz

F YgYh

The Z32F0642 MCU has two system resets:

- Cold reset by POR, which is effective during power up or down sequence
- Warm reset, which is generated by several reset sources. The reset events cause the chip to turn on initial state.


The cold reset has only one reset source, which is POR. The warm reset has the following reset sources:

- nRESET pin
- WDT reset
- LVD reset
- MCLK Fail reset
- MOSC Fail reset
- S/W reset
- CPU request reset
- CPU Lockup reset

7 c`X'F YgYh

Cold reset is an important feature of the chip when power is up. This characteristic affects the system boot globally. Internal VDC is enabled when VDDEXT power is turned on. The internal POR trigger level is 1.4 V of VDDEXT voltage out level, at which time the boot operation is started. The LSI clock is enabled and counts 4.25 msec for internal VDC level stabilizing. During this time, VDDEXT voltage level should be greater than the initial LVD level (1.65 V). After counting 4.25 mse, the cold reset is released and counts 0.4 msec for warm reset synchronizing. BOOTROM and CPU run after releasing cold and warm reset.

Figure 4-4 shows the power up sequence and internal reset waveform.




:][i fY'(!('Dck Yf!i d'DfcWYXi fY'

K Ufa 'F YgYh

The warm reset event has several reset sources and some parts of the chip return to initial state when the warm reset condition occurs.

The warm reset source is controlled by the SCU.RSER register and the status appears in the SCU.RSSR register. The reset for each peripheral block is controlled by the SCU.PRER register. The reset can be masked independently.


Figure 4-5 shows a diagram of the Warm Reset.



:][i fY'(!) 'K Ufa 'F YgYh8]U[fUa '

@ck 'Jc'HU[Y'FYgYh


A low voltage reset event occurs when the voltage drops below a certain level during operation. When an event occurs, you can select a reset or interrupt action. If a reset occurs, it will be reset to the warm reset state. For more information, refer to the Warm Reset section. Figure 4-6 shows a diagram of Low Voltage Reset.



:][i fY'(!* '@ck 'Jc`HJ[Y'FYgYh'8]U[fUa '

FYgYhHfYY

Figure 4-7 shows the Reset Tree configuration.




:][i fY'(!+'FYgYhHfYY'7cbZ][i fUf]cb'

CdYfUjcb'AcXY

The INIT mode is the initial state of the chip when reset is asserted. The Run mode is maximum performance of the CPU with a high-speed clock system. The Sleep and the Power Down modes can be used as low power consumption modes. Low power consumption is achieved by halting the processor core and unused peripherals.

Figure 4-8 shows the Operation mode transition diagram.




:][i fY'(!, 'CdYfUf]cb'AcXY'6'cW_'8]U[fUa '

Fi b'AcXY'

In Run mode, the CPU and the peripheral hardware are operated by using the high-speed clock. Run mode is entered after reset followed by INIT state.

G'YYd'AcXY'


Only the CPU is stopped in Sleep mode. Each peripheral function can be enabled by the function enable and clock enable bit in the PER and PCER registers. Figure 4-9 shows the Sleep mode sequence.



:][i fY'(!- 'G'YYd'AcXY'GYei YbWY'

Dck Yf '8 ck b 'A cXY'

In Power Down mode, all internal circuits enter the Stop state. The power down operation includes a special power off sequence, as shown in Figure 4-10.



:][ifY'(!%\$`Dck Yf`8 ck b`AcXY`GYei YbWY`

D]b'8 YgW]dh]cb'

HUV'Y'(!' 'G7 I 'D]bg'

D=B'B5 A9'	HMD9 .	89G7F±DH±CB
nRESET		External Reset Input
XIN/XOUT	OSC	External Crystal Oscillator
SXIN/SXOUT	OSC	External sub-Crystal Oscillator
STBO	0	Stand-by Output Signal
CLKO	0	Clock Output Monitoring Signal

FY[]ghYfg

The base address of SCU is 0x4000_0000 and the register map is described in Table 4-5.

HUV'Y'(!('6 UgY'5 XXfYgg'cZG71'

B5 A 9 ·	65G9'588F9GG'
SCU	0x4000_0000

$\label{eq:huvY'(!) G71 FY[]ghYf'AUd'} \text{HUV'Y'(!) G71 FY[]ghYf'AUd'}$


B5 A 9 ·	C:: G9 H	HMD9	89G7F±DH±CB	F9G9H J5 @ 9							
SMR	0x0004	RW	System Mode Register	0000_0000							
SRCR	0x0008	RW	System Reset Control Register	0000_0000							
WUER	0x0010	RW	Wake up source enable register	0000_0000							
WUSR	0x0014	RO	Wake up source status register	0000_0000							
RSER	0x0018	RW	Reset source enable register	0000_0049							
RSSR	0x001C	RW	Reset source status register	0000_0080*							
PRER1	0x0020	RW	Peripheral reset enable register 1	040F_0F2F*							
PRER2	0x0024	RW	Peripheral reset enable register 2	0011_0311*							
PER1	0x0028	RW	Peripheral enable register 1	0000_000F*							
PER2	0x002C	RW	Peripheral enable register 2	0000_0101*							
PCER1	0x0030	RW	Peripheral clock enable register 1	0000_000F*							
PCER2	0x0034	RW	Peripheral clock enable register 2	0000_0101*							
CSCR	0x0040	RW	Clock Source Control register	0000_0020							
SCCR	0x0044	RW	System Clock Control register	0000_0000							
CMR	0x0048	RW	Clock Monitoring register	0000_0090							
NMIR	0x004C	RW	NMI control register	0000_0000							
COR	0x0050	RW	Clock Output Control register	0000_000F							
VDCCON	0x0064	WO	VDC Control register	040F_007F							
LVDCON	0x0068	RW	LVD Control register	0001_0101							
HSIOSCTRIM	0x006C	RW	High Speed Internal OSC Trim Register	0XXX_XXXX							
BISCCON	0x0070	RW	Built in self calibration control Register	0000_0000							
MOSCR	0x0080	RW	External main Oscillator control register	0000_0301							
EMODR	0x0084	RW	External mode pin read register	0000_0000							
MCCR1	0x0090	RW	Misc Clock Control register 1	0000_0000							
MCCR2	0x0094	RW	Misc Clock Control register 2	0000_0000							
MCCR3	0x0098	RW	Misc Clock Control register 3	0000_0001							
MCCR4	0X00A8	RW	Misc Clock Control register 4	0001_0000							
DBCLK1	0x009C	RW	Debounce Clock Control register 1	0001_0001							
DBCLK2	0x00A0	RW	Debounce Clock Control register 2	0001_0001							

GAF GnghYa 'AcXY'FY[]ghYf'

The previous operating mode is shown in this register. The previous operating mode is saved in this register after a reset event. There are two controllable bits in Power Down mode – LSI On/Off control and VDC On/Off control.

The System Mode register is a 16-bit register.

SMR=0x4000_0004



9	LSIAON	LSI Always on select bit in power down mode
		0 LSI is turned off when entering power down mode
		1 LSI runs when in power down mode
8	VDCAON	VDC Always on select bit in power down mode
		0 VDC is turned off entering power down mode
		1 VDC runs when in power down mode
5	PREVMODE	Previous operating mode before current reset event
4		00 Previous operating mode was RUN mode
		01 Previous operating mode was SLEEP mode
		10 Previous operating mode was Power Down mode
		11 Previous operating mode was INIT mode

GF7F GnghYa FYgYh7cblfc FY[]ghYf

It is possible to check if the chip is in Power Down mode. To use the STBO output function, it should be set as STBO that has output mode in Pin Mux. It is possible to reset the MCU as SWRST bit set.

The System Reset Control register is an 8-bit register.

SCR=0x4000 0008


_	_		_	_	l <u>-</u>	_	_				
7	6	1	5	4	3	2	1	0			
				STBOP				SWRST			
0	0		0	0	0	0	0	0			
				RW				RW			
		5	5 STBOP STBO pin output polarity select bit								
				C	Output Low	when chip is in F	Power Down				
					Output High	when chip is in	normal				
				1	Output High	when chip is in	Power Down				
					Output Low	when chip is in r	normal				
		1	SWRS	Γ I	nternal soft reset	activation bit (ch	neck RSER[4] for	reset)			
					Normal ope	ration					
				1	. Internal soft	t reset generated	and auto cleared	t			

KI 9F'KU_Yi d'Gci fWY'9bUV'Y'FY[]ghYf'

Enable the wakeup source when the chip is in Power Down mode. Wakeup sources that are used as the source of chip wakeup should be enabled in each bit field. If the source is used as a wakeup source, the corresponding bit should be written as '1'. If the source is not used as a wakeup source, the bit should be written as '0'.

This register is a 16-bit register.

WUER=-0x4000_0010



11	GPIODWUE	Enable wakeup source of GPIOD port pin change event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
10	GPIOCWUE	Enable wakeup source of GPIOC port pin change event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
9	GPIOBWUE	Enable wakeup source of GPIOB port pin change event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
8	GPIOAWUE	Enable wakeup source of GPIOA port pin change event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
2	FRTWUE	Enable wakeup source of FRT event
		0 Not used for wakeup source

		1 Enable the wakeup event generation
1	WDTWUE	Enable wakeup source of WDT event
		0 Not used for wakeup source
		1 Enable the wakeup event generation
0	LVDWUE	Enable wakeup source of LVD event
		0 Not used for wakeup source
		1 Enable the wakeup event generation

KIGF KU_Yid GcifW GHUhig FY[]ghYf

When the system is woken up by a wakeup source, the wakeup source is identified by reading this register. When the bit is set to 1, the related wakeup source issues the wakeup to the SCU. H\ Y'V]h']g'WYUfYX'k\Yb' h\ Y'Yj Ybh'gci fW']g'WYUfYX'Vmh\ Y'gcZk UfY"

WUSR=0x4000_0014

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				GPIODWU	GPIOCWU	GPIOBWU	GPIOAWU						FRTWU	WDTWU	LVDWU
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				RO	RO	RO	RO						RO	RO	RO

11	GPIODWU	Status of wakeup source of GPIOD port pin change event
		0 No wakeup event
		1 Wakeup event was generated
10	GPIOCWU	Status of wakeup source of GPIOC port pin change event
		0 No wakeup event
		1 Wakeup event was generated
9	GPIOBWU	Status of wakeup source of GPIOB port pin change event
		0 No wakeup event
		1 Wakeup event was generated
8	GPIOAWU	Status of wakeup source of GPIOA port pin change event
		0 No wakeup event
		1 Wakeup event was generated
2	FRTWU	Status of wakeup source of FRT event
		0 No wakeup event
		1 Wakeup event was generated
1	WDTWU	Status of wakeup source of WDT event
		0 No wakeup event
		1 Wakeup event was generated
0	LVDWU	Status of wakeup source of LVD event
		0 No wakeup event
		1 Wakeup event was generated

FG9F FYgYhGcifWY9bUVYFY[]ghYf

The reset source to the CPU can be selected using the RSER register. When writing '1' in the bit field of each reset source, the reset source event is transferred to the reset generator. When writing '0' in the bit field of each reset source, the reset source event is masked and does not generate the reset event.

RSER=0x4000_0018

_	_		_						3EK-0X4000_001
7	6	1	5	4	1	3	2	1	0
LOCKUPRST	PINRST	CPURST		SWRST	,	WDTRST	MCKFRST	MOFRST	LVDRST
0	1	1		0) 1		0	0	1
RW	RW	RW R		RW		RW	RW	RW	RW
		7	LOCKI	IDRST	CPILL	ock up reset	enable hit		
		,	LOCK	51 N.51		•	this event is mask	red	
							this event is enab		
		6	PINRS	 БТ		al pin reset			
						•	this event is mask	red	
					1	Reset from t	this event is enab	led	
		5	CPUR	ST	CPU re	equest reset	enable bit		
		S		0	Reset from t	this event is masl	red		
					1	Reset from t	this event is enab	led	
		4	SWRS	Т		are reset en			
							this event is mask		
							this event is enab	led	
		3	WDTF	RST			eset enable bit		
							this event is mask		
		2	MCKF	DCT			this event is enab set enable bit	ilea	
		2	IVICKE	KSI			this event is mask	rod.	
							this event is mask		
		1	MOFF	RST			eset enable bit	neu	
		-	WIOTT	(5)			this event is mask	red	
							this event is enab		
		0	LVDRS	ST		set enable l			
		-					this event is mask	ced	
							this event is enab		

FGGF FYgYhGci fWY GHUhi g FY[]ghYf

The Reset Source Status register shows the reset source information when a reset event occurs. '1' indicates that a reset event exists and '0' indicates that a reset event does not exist for a given reset source.

When the reset source is found, writing '1' to the corresponding bit clears the reset status. This register is an 8-bit register.


RSSR=0x4000 001C

8	7	6	5	4	3	2	1	0						
LOCKUPRST	PORST	PINRST	CPURST	SWRST	WDTRST	MCKFRST	MOFRST	LVDRS						
0	1	0	0	0	0	0	0	0						
RC1	RC1	RC1	RC1	RC1	RC1	RC1	RC1	RC1						
		7	LOCKUPRST	CPU Loc	k up reset statu	ıs hit								
					ad : Reset from		not exist							
					rite : no effect									
				1 Re	ad :Reset from	this event occu	ırred							
			Write : Clear the status											
		7												
				0 Re	ad : Reset from	this event did	not exist							
				W	rite : no effect									
				1 Re	ad :Reset from	this event occu	ırred							
				W	rite: Clear the	status								
		6	PINRST		pin reset statu									
				0 Re	ad : Reset from	this event did	not exist							
				W	rite : no effect									
				1 Re	ad :Reset from	this event occu	ırred							
					rite: Clear the									
		5	CPURST		uest reset statu									
				ad: Reset from	this event did	not exist								
					rite : no effect									
					ad :Reset from		ırred							
					rite: Clear the									
		4	SWRST		e reset status b									
					ad : Reset from	this event did	not exist							
					rite : no effect									
					ad :Reset from		irred							
			MOTEST		rite: Clear the:									
		3	WDTRST		og Timer reset s									
				-	ad : Reset from	this event did	not exist							
				-	rite : no effect	Alete erreit erreit								
					ad :Reset from		irrea							
		2	MCLKFRST		rite : Clear the s ail reset status									
		2	IVICENTASI		ad : Reset from		not ovict							
					rite : no effect	tilis event did	HOL EXIST							
				-	ad :Reset from	this event occu	ırred							
					rite: Clear the		irred							
		1	MOFRST		lock fail reset st									
		-	WOTKST		ad : Reset from		not exist							
					rite : no effect	tinis event did	not exist							
					ad :Reset from	this event occu	ırred							
					rite: Clear the									
		0	LVDRST		et status bit									
		ŭ	· - · · · ·		ad : Reset from	this event did	not exist							
					rite : no effect									
					ad :Reset from	this event occu	ırred							
					rite: Clear the									

DF9F%DYf]d\ YfU FYgYh9bUV Y FY[]ghYf %

The reset of each peripheral by an event reset can be masked with the help of user settings. The PRER1/PRER2 register controls enabling of the event reset. If the corresponding bit is '1', the peripheral corresponding to this bit accepts the reset event. Otherwise, the peripheral is protected from the reset event and maintains its current operation.

PRER1=0x4000_0020



26	FRT	FRT reset enable
19	TIMER3	TIMER3 reset enable
18	TIMER2	TIMER2 reset enable
17	TIMER1	TIMER1 reset enable
16	TIMER0	TIMERO reset enable
11	GPIOD	GPIOD reset enable
10	GPIOC	GPIOC reset enable
9	GPIOB	GPIOB reset enable
8	GPIOA	GPIOA reset enable
5	DIV64	DIV64 reset enable
3	PCU	Port Control Unit reset enable
2	WDT	Watchdog Timer reset enable
1	FMC	Flash memory controller reset enable
0	SCU	System Control Unit reset enable

DF9F&"DYf]d\YfU'FYgYh9bUV'Y'FY[]ghYf'&"

Peripheral Reset Enable Register 2 is a 32-bit register.

		PR	ER2=	0x40	000_	0024
6	5	4	3	2	1	0
);				SPI
		12				S
	6	6 5		6 5 4 3	6 5 4 3 2	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											ADC				MPWM							UART1	UARTO				12C				SPI
											A				M							Ď	U				1				,
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	1	0	0	0	1	0	0	0	1
											>				>							8 M	RW				>				>
											8				RW							æ	R				Š				Ş


20	ADC	ADC reset enable
16	MPWM0	MPWM reset enable
9	UART1	UART1 reset enable
8	UART0	UARTO reset enable
4	I2C	I ² C reset enable
0	SPI	SPI reset enable

D9F% DYf]d\ YfU '9bUV Y'FY[]ghYf'%

To use a peripheral unit, it should be activated by writing '1' to the corresponding bit in the PER1/PER2 register. Prior to activation, the peripheral stays in reset state.

All the peripherals are enabled by default. To disable the peripheral unit, write '0' to the corresponding bit in the PER1/PER2 register, after which the peripheral enters the reset state.

PER1=0x4000_0028




26	FRT	FRT function enable
19	TIMER3	TIMER3 function enable
18	TIMER2	TIMER2 function enable
17	TIMER1	TIMER1 function enable
16	TIMER0	TIMERO function enable
11	GPIOD	GPIOD function enable
10	GPIOC	GPIOC function enable
9	GPIOB	GPIOB function enable
8	GPIOA	GPIOA function enable
5	DIV64	DIV64 function enable
3		
2		
1		Reserved
0		

D9F& DYf]d\ YfU'9bUV'Y'FY[]ghYf'&

Peripheral Enable Register 2 is a 32-bit register.

PER2=0x4000_002C



20	ADC	ADC function enable
16	MPWM	MPWM function enable
9	UART1	UART1 function enable
8	UART0	UARTO function enable
4	I2C	I ² C function enable
0	SPI	SPI function enable

D79F% 'DYf]d\ YfU'7 `cW'9bUV`Y'FY[]ghYf'%

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register. The peripheral does not operate accurately if its clock is not enabled.

To stop the clock of the peripheral unit, write '0' to the corresponding bit in the PCER1/PCER2 register.


PCER1=0x4000_0030

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					FRT							TIMER3	TIMER2	TIMER1	TIMERO					GPIOD	GPIOC	GPIOB	GPIOA			DIV64		Reserved	Reserved	Reserved	Reserved
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
					Μ							Μ	Μ	Μ	RW					ΜM	ΜM	RW	RW			RW	RW	8	8	8	RO

26	FRT	FRT clock enable
19	TIMER3	TIMER3 clock enable
18	TIMER2	TIMER2 clock enable
17	TIMER1	TIMER1 clock enable
16	TIMER0	TIMERO clock enable
11	GPIOD	GPIOD clock enable
10	GPIOC	GPIOC clock enable
9	GPIOB	GPIOB clock enable
8	GPIOA	GPIOA clock enable
5	DIV64	DIV64 clock enable
3		
2		— Pacaruad
1		— Reserved
0		
		·

D79F& 'DYf]d\ YfU'7`cW_'9bUV'Y'FY[]ghYf'&'

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register.



20	ADC	ADC clock enable
16	MPWM	MPWM clock enable
9	UART1	UART1 clock enable
8	UART0	UARTO clock enable
4	I2C	I ² C clock enable
0	SPI	SPI clock enable

7G7F 7 CW_'Gci fWY7cblfc FY[]ghYf

The Z32F0642 MCU has multiple clock sources to generate internal operating clocks. Each clock source can be controlled by the CSCR register. This register is an 8-bit register.


CSCR=0x4000_0040

7 6	5	4	3	2	1	0							
SOSCCON		LSICON	HSIC	CON	MOSCCO	ON							
00		10	0	0	00								
RW		RW	R\	N	RW								
	7 6		External crystal su DX Disable exte	b oscillator cont									
			 Enable external sub crystal oscillator Enable external sub crystal oscillator divide by 2 										
	5		Low speed internal oscillator control										
	4			speed internal o									
				peed internal os									
					scillator divide by 2								
	3 2		High speed interna OX Disable high	speed internal o									
	2			speed internal o									
				•	scillator divide by 2								
	1		external crystal ma	•									
	0	_		rnal main crystal									
				nal main crysta									
			l1 Enable exte	rnal main crysta	al oscillator divide by	/ 2							

G77F GmghYa '7'cW_'7cblfc"FY[]ghYf'

Select the system clock source in SCCR and the selected clock source becomes MCLK. Before changing the clock, clock sources have to be enabled in the CSCR register and oscillating.

SCCR=0x4000_0044



Note: When changing MCLKSEL, both clock sources should be enabled and stable.

For example, both HSI and MOSC should be enabled and stable, otherwise the chip will malfunction.

7AF 7`cW_'Acb]hcf]b['FY[]ghYf'

The clock can be monitored by LSI for security purposes. The Clock Monitoring register is a 16-bit register.

CMR=0x4000_0048

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCLKREC				SOSCMNT	SOSCIE	SOSCFAIL	SOSCSTS	MCLKMNT	MCLKIE	MCLKFAIL	MCLKSTS	MOSCMNT	MOSCIE	MOSCFAIL	MOSCSTS
1 RW	0	0	0	0 RW	0 RW	0 RC1	0 RC1	0 RW	0 RW	0 RC1	0 RC1	0 RW	0 RW	0 RC1	0 RC1

15	MCLKREC	MCLK fail auto recovery
		0 MCLK is changed to LSI by default when MCLKFAIL issued
		MCLK auto recovery is disabled
11	SOSCMNT	External sub oscillator monitoring enable
		External sub oscillator monitoring disabled
		External sub oscillator monitoring enabled
10	SOSCIE	External sub oscillator fail interrupt enable
		0 External sub oscillator fail interrupt disabled
		1 External sub oscillator fail interrupt enabled
9	SOSCFAIL	External sub oscillator fail interrupt
		External sub oscillator fail interrupt not occurred
		1 Read: External sub oscillator fail interrupt is pending
		Write: Clear pending interrupt
8	SOSCSTS	External sub oscillator status
		0 Not oscillate
		1 External sub oscillator is working normally
7	MCLKMNT	MCLK monitoring enable
		0 MCLK monitoring disabled
		1 MCLK monitoring enabled
6	MCLKIE	MCLK fail interrupt enable
		MCLK fail interrupt disabled
		1 MCLK fail interrupt enabled
5	MCLKFAIL	MCLK fail interrupt
		0 MCLK fail interrupt not occurred
		1 Read : MCLK fail interrupt is pending
		Write: Clear pending interrupt
4	MCLKSTS	MCLK clock status
		0 No clock is present on MCLK
		1 Clock is present on MCLK
3	MOSCMNT	External main oscillator monitoring enable
		0 External main oscillator monitoring disabled
		1 External main oscillator monitoring enabled
2	MOSCIE	External main oscillator fail interrupt enable
		0 External main oscillator fail interrupt disabled
		1 External main oscillator fail interrupt enabled
1	MOSCFAIL	External main oscillator fail interrupt
		External main oscillator fail interrupt not occurred
		1 Read : External main oscillator fail interrupt is pending
		Write: Clear pending interrupt
0	MOSCSTS	External main oscillator status
		0 Not oscillate
		1 External main oscillator is working normally

BA=F BA=7cblfc FY[]ghYf

The NMI Control register s the non-maskable interrupt configuration register which can be set by software. There are five sources for the Non-maskable Interrupt events. This register provides the ability to enable and check the status of the source of the interrupt.

Write access key is required 0xA32C on NMIR [31:16] when writing to this register.

NMIR=0x4000_004C


3	1	30	29	28	27	26	25	2	4	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							А	CCI	ESS	COD	ÞΕ										PROTSTS	OVPSTS	WDTINTSTS	MCLKFAILSTS	STSOVI				PROTEN	NAVO	WDTINTEN	MCLKFAILEN	LVDEN
									-									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									wo)											RO	RO	RO	RO	RO				RW	RW	RW	RW	RW

24	A CCECCCODE	This field and bloomistate and a shift and the an
31	ACCESSCODE	This field enables writing access to this register.
16 12	PROTSTS	Writing 0xA32C is to enable writing. Protection condition status bit.
12	PRUISIS	
		This bit can't invoke NMI interrupt without enable bit
		0 Not occurred
		1 Event occurred
11	OVPSTS	Over Voltage Protection condition status bit
		This bit can't invoke NMI interrupt without enable bit
		0 Not occurred
		1 Event occurred
10	WDTINTSTS	WDT Interrupt condition status bit
		This bit can't invoke NMI interrupt without enable bit
		0 Not occurred
		1 Event occurred
9	MCLKFAILSTS	MCLK Fail condition status bit
		This bit can't invoke NMI interrupt without enable bit
		0 Not occurred
		1 Event occurred
8	LVDSTS	LVD condition status bit
		This bit can't invoke NMI interrupt without enable bit
		0 Not occurred
		1 Event occurred
4	PROTEN	Protection condition enable for NMI interrupt
		0 Disable
		1 Enable
3	OVPEN	Over Voltage Protection condition enable for NMI interrupt
		0 Disable
		1 Enable
2	WDTINTEN	WDT Interrupt condition enable for NMI interrupt
		0 Disable
		1 Enable
1	MCLKFAILEN	MCLK Fail condition enable for NMI interrupt
_		0 Disable
		1 Enable
0	LVDEN	LVD Fail condition enable for NMI interrupt
J	LVDLIN	0 Disable
		1 Enable
		T LUANIC

7CF 7`cW_Ci hdi hFY[]ghYf

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. To use the CLKO output function, it should be set as CLKO that has output mode in Pin Mux. The Clock Output register is an 8-bit register.

COR=0x4000_0050



J877CB J877cblfc FY[]ghlf

The on-chip VDC Control register selects Stop mode operation for VDC and warm up count delay. The STOPSEL bit can be written when writing '1' to the VDCME bit simultaneously. The VDCWDLY value can be written by writing '1' to the VDCDE bit simultaneously. To change the VDCCON register value, it has to enter TRIM mode.

VDCCON=0x4000_0064

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VDCME			Reserved			STOPSEL	Reserved					Reserved											VDCDE							VDCWDLY	
(0						0																	0						0х	04	
W	0						wo																	wo						W	0	

31	VDCME	VDCMODE value write enable. Write only with VDCMODE value.
		0 VDCMODE field is not updated by writing
		1 VDCMODE filed can be updated by writing
25	STOPSEL	STOP MODE Select bit.
		0 VDC STOP MODE 1
		1 VDC STOP MODE 2
8	VDCDE	VDCWDLY value write enable. Write only with VDCWDLY value
		0 VDCWDLY Write disable
		1 VDCWDLY Write Enable
3	VDCWDLY	VDC warm-up delay count value.
0		When SCU is woken up from power down mode, the warm-up
		delay is inserted for VDC output being stabilized.
		The amount of delay can be defined with this register value 4:
		2msec

CAUTION! You must not set the reserved bit fields.

Note: To enter TRIM mode to change the VDCCON value:

FM->MR=0xa5;

FM->MR=0x5a; // TRIM mode enter

SCU->VDCCON = (1UL<<31) | (1UL<<25); // set VDC STOP MODE 2

FM->MR=0; // TRIM mode exit

@87CB

@8 '7 cblfc`'FY[]ghYf'

The on-chip Low Voltage Detector Control register is a 32-bit register.

LVDCON=0x4000_0068

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																SELEN							LVDSEL							LVDLVL	LVDEN
																0						0	0							0	1
																WO						i	Š							RO	RW

9 LVDSEL 8 00 LVD detect level select 8 00 LVD detect level is 1.73V 01 LVD detect level is 2.65V 10 LVD detect level is 3.70V 11 Reserved 1 LVDLVL 1 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVD is not enabled	15	SELEN	LVD	level SEL value write enable. Write only.
9 LVD SEL LVD detect level select 8 00 LVD detect level is 1.73V 01 LVD detect level is 2.65V 10 LVD detect level is 3.70V 11 Reserved 1 LVD Status 0 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVDEN			0	LVDSEL field is not updated by writing
8			1	LVDSEL filed can be updated by writing
01 LVD detect level is 2.65V 10 LVD detect level is 3.70V 11 Reserved 1	9	LVDSEL	LVD	detect level select
10 LVD detect level is 3.70V 11 Reserved 1 LVDLVL LVD Status 0 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVDEN LVD Function enable	8		00	LVD detect level is 1.73V
11 Reserved 1 LVDLVL LVD Status 0 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVDEN LVD Function enable			01	LVD detect level is 2.65V
1 LVDLVL LVD Status 0 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVDEN LVD Function enable			10	LVD detect level is 3.70V
0 VDDEXT level is over than LVD level 1 VDDEXT level is under than LVD level 0 LVDEN LVD Function enable			11	Reserved
1 VDDEXT level is under than LVD level 0 LVDEN LVD Function enable	1	LVDLVL	LVD	Status
0 LVDEN LVD Function enable			0	VDDEXT level is over than LVD level
			1	VDDEXT level is under than LVD level
0 IVD is not enabled	0	LVDEN	LVD	Function enable
5 2.2 is not chapted			0	LVD is not enabled
1 LVD is enabled			1	LVD is enabled

<G=CG7 HF=A '<][\'GdYYX'=bhYfbU'CG7 'Hf]a 'FY[]ghYf'

The High Speed Internal Oscillator Trim register for enabling/disabling self-calibration is a 32-bit register.

HSIOSCTRIM=0x4000_006C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BISCON	REFSEL				Reserved							Keserved								Reserved								Keserved			
0	0																														
RW	ΑW																														

31	BISCON	Build in self calibration function enable.
		O BISC function disabled. IOSC supplies factory calibrated
		frequency.
		1 BISC function enabled. IOSC supplies self-calibrated
		frequency
30	REFSEL	Reference clock select for self-calibration
		0 Main oscillator clock source is reference clock
		1 Sub oscillator clock source is reference clock

CAUTION! You must not set the reserved bit field.

Note: All trim bits are writable when trim mode is enabled

FM->MR=0xa5;

FM->MR=0x5a; // TRIM mode enter

... // change HSIOSCTRIM value

FM->MR=0; // TRIM mode exit

6 = G77CB

6 i] H]b GY Z7 U]VfUh]cb 7 cbffc FY[]ghYf

This register provides the comparison counts between the internal oscillator and the external oscillator for self calibration. The calculation for the value is:

INTOSC_COMP = (updateperiod / 1/desired clock frequency) - 1
XTAL_COMP = (updateperiod/1/XTAL frequency) - 1

In the above equations, *updateperiod* is the number of clocks of the internal oscillator to compare with XTAL clocks. Depending on the speed, this value is typically around 10 uS.

This register is a 32-bit register.

BISCCON=0x4000_0070

31	30	29	2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							INT	rosc	_co	MP													X	TAL_	COM	ΙP						
								()															()							
ľ								;	≥																							
								i	¥															i	¥							

31	INTOSC_COMP[31:16]	INTOSC compare value
16		
15	XTAL_COMP[15:0]	XTAL Compare value
0		

Calibration supports the configurations in Table 4-6.

HUV Y (!* '6 = G7 '7 ci bhJU'i Y

LH5 @: F9E	H5F; 9H': F9E'	I D85H9'D9F±CC8'	LH5@S7CAD	-BHCG7S7CAD
MHz	MHz	Nano Sec	Count Value	Count Value
10	40	10,000	99	399
8	40	1,000,000	7999	39999
6	40	10,000	59	399

9 A C G 7 F

91 http://aujb.cgwilthcf.7cblfc.Fti.jghtf.

External main crystal oscillator has two characteristics. For the noise immunity, NMOS amp type is recommended and for the low power characteristic, INV amp type is recommended. This register is a 16-bit register.

EMOSCR=0x4000_0080

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FILSKIPWEN							FILSKIPEN	INVCLKWEN							INVCLKEN
	0							0	0							0
,	wo							RW	wo							RW

15	FILSKIPWEN	Write enable of bit field FILSKIPEN.
		0 Write access of FILSKIPEN field is masked
		1 Write access of FILSKIPEN field is accepted
8	FILSKIPEN	Control External Main Oscillator Filter Skip bit
		0 External Main Oscillator Filter Skip Disable.
		1 External Main Oscillator Filter Skip Enable.
7	INVCLKWEN	Write enable of bit field FILSKIPEN.
		0 Write access of INVCLKEN field is masked
		1 Write access of INVCLKEN field is accepted
0	INVCLKEN	Control External Main Oscillator CLK Invert bit
		0 External Main Oscillator CLK Invert Disable.
		1 External Main Oscillator CLK Invert Enable.

9AC8F'9I hYfbU'AcXY'GhUhi g'FY[]ghYf'

The External Mode Status register shows the external mode pin status while booting. This register is an 8-bit register.

EMODR=0x4000_0084

7	6	5	i	4	3	2	1	0
						Reserved	Reserved	воот
		0>	:0			-	-	-
		R	0			-	-	RO
		0	BOOT		BOOT pin leve	<u> </u>		
					0 BOOT(PC	C11) pin is low		
					1 BOOT(PC	C11) pin is high		

867 @ %8 YVci bWY7 `cW_7 cblfc `FY[]ghYf '%

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR4 are used as PORT debounce clock sources. This register is a 32-bit register.

MCCR4=0x4000_009C

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PBDCSEL						PBDDIV										PADCSEL						PADDIV			
C)	0	0	0	0		000					0х	01				0	0	0	0	0		000					0х	01			
							RW					R	w										RW					R	w			

26	PBDCSEL	Debounce Clock for Port B source select bit
24		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
23	PBDDIV	PORT B Debounce Clock N divider
16		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing PBDCSEL
10	PADCSEL	Debounce Clock for Port A source select bit
8		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
7	PADDIV	PORT A Debounce Clock N divider
0		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing PADCSEL

867 @ &8 YVci bWY7`cW_7cblfc``FY[]ghYf'&'

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR5 are used as PORT debounce clock sources. This register is a 32-bit register.

MCCR5=0x4000_00A0

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PDDCSEL						PDDDIV										PCDCSEL						PCDDIV			
()	0	0	0	0		000					0х	01				0	0	0	0	0		000					0:	(01			
							RW					R	w										RW					R	w			

26	PDDCSEL	Debounce Clock for PORT D source select bit
24		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
23	PDDDIV	PORT D Debounce Clock N divider
16		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing PDDCSEL
10	PCDCSEL	Debounce Clock for PORT C source select bit
8		000 LSI
		100
		101 HSI
		110 MOSC
		111 SOSC
7	PCDDIV	PORT C Debounce Clock N divider
0		0x00 : disabled
		0xN: (selected clock) / N
		To change the value, set 0x0 first without changing PCDCSEL

A77F% A]gWY`UbYci g'7`cW_'7cblfc`'FY[]ghYf'%

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. STCSEL bits and STCDIV bits of MCCR1 are used as SYSTICK external clock sources. This register is a 32-bit register.

MCCR1=0x4000_0090

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8	7 6 5 4 3 2 1 0
eq eq	p	p		>
Reserved	Reserved	Reserved	STCSEL	STCDIV
8	Re	Re B	S	is
-	-	-	000	0x00
-	-	-	RW	RW
	10 STCSEL _	SYSTICK Clock source sel	ect bit	
	8	000 LSI		
		100 MCLK		
		101 HSI		
	_	110 MOSC		_
	_	111 Reserved		
	7 STCDIV	SYSTICK Clock N divider		

A77F& A]gWY`UbYci g'7`cW_'7cblfc`'FY[]ghYf'&'

0

0

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PWMCSEL bits and PWMDIV bits of MCCR2 are used as MPWM clock sources. If it is used as MPWM, it must set this register. This register is a 32-bit register.

0x00: disabled

0xN: (selected clock)/N

To change the value, set 0x0 first without changing STCSEL.

MCCR2=0x4000_0094

3:	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved								Reserved										PWMCSEL						PWMDIV			
0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		000					0)	κ00			
																							RW					R	w			
									18	.0	P'	WM	CSEL	-		1 1 1	00 00 01 10] 	LSI MCL HSI MOS	K		ect k	oit									
									7	PWMDIV							WM	Clo	ck N	divi	der											

0x00: disabled

0xN: (selected clock)/N

To change the value, set 0x0 first without changing PWMCSEL

A77F' A]gWY`UbYci g'7`cW_'7cblfc`FY[]ghYf''

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. TIMERCSEL bits and TIMERDIV bits of MCCR3 are used as TIMER external clock sources. WDTCSEL bits and WDTDIV bits of MCCR3 are used as WDT external clock sources. This register is a 32-bit register.

MCCR3=0x4000_0098

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						TIMERCSEL					ī	TIMERDIV										WDTCSEL						WDTDIV			
0	0	0	0	0		000					0х	01				0	0	0	0	0		000					0х	01			
						RW					R	w										RW					R	w			

26	TIMERCSEL	Timer Clock source select bit
24		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
23	TIMERDIV	Timer Clock N divider
16		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing TIMERCSEL
10	WDTCSEL	WDT Clock source select bit
8		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
7	WDTDIV	WDT Clock N divider
0		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing WDTCSEL

A77F('A]gWY`UbYci g'7`cW_'7cblfc`'FY[]ghYf'('

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. ADCCSEL bits and ADCDIV bits of MCCR4 are used as ADC external clock sources. UARTCSEL bits and UARTDIV bits of MCCR4 are used as UART clock sources. If it is used as UART, this register must be set.

MCCR4=0x4000_00A8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ADCCSEL						ADCCDIV										UARTCSEL						UARTCDIV			
0	0	0	0	0		000					0х	01										000					0х	01			
						RW					R	w										RW					R	w			

26	ADCCSEL	ADC clock source select bit
24		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 Reserved
23	ADCCDIV	ADC Clock N divider
16		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing ADCCSEL
10	UARTCSEL	UART clock source select bit
8		000 LSI
		100 MCLK
		101 HSI
		110 MOSC
		111 SOSC
7	UARTCDIV	UART Clock N divider
0		0x00 : disabled
		0xN : (selected clock) / N
		To change the value, set 0x0 first without changing UARTCSEL

: i bWjcbU 8 YgWjdhcb

7`cW_'7cbZ[[ifUh]cb'


To configure the clock, see Clock Configuration Procedure.

7cbZ[ifY7`cW_'CihZcf'Acb]hcf]b['5WiU'7`cW_'Cihdih

Use the following procedure to configure clock out for monitoring actual clock output:

- 1. Enable the Port C peripheral and clock in the SCU PER1 and PCER1 registers.
- 2. Unlock the Port Controller using the PORTEN register as defined in Port Control Unit (PCU).
- 3. Enable the Alternative function 01b for pin 9 on PORT C through the PCC_MR register.
- 4. Set the Pin type for pin 9 on Port C to output (00b).
- 5. Lock the Port Controller by writing any value to the PORTEN register.
- 6. Set bit 4 of the Clock Output Register (COR) register to enable the output.
- 7. Configure CLKODIV to the desired output divider.

6 i THIb GY Z7 U Vf Uticb



The self-calibration block has a 4-fine trim value which is configurable. The calibration value is changed until the frequency of INTOSC crosses the target frequency level. 8 steps up trim and 8 steps down trim are available with a 0.7% difference in each step.

The update period is decided by the reference clock counter value.

When the BISC function is enabled, the factory calibration value is replaced by the self-calibration value. A minimum of 8 times the update period is required before changing the system clock to the INTOSC clock.


) " Dcfh7cblfc`'l b]hfD7l と

Cj Yfj]Yk


Port Control Unit (PCU) controls the external I/Os in the following manner:

- Sets pin function mux
- Sets external signal directions of each pin
- Sets interrupt trigger mode for each pin
- Sets internal pull-up register control and open drain control


Figure 5-1 shows a block diagram of the PCU.



:][i fY') !%6 `cW_'8]U[fUa '



:][ifY')!&'#C'Dcfh'6`cW_'8]U[fUa'f587'UbX'9IhYfbU'CgV[\`Uhcf'D]bgŁ`



D]b'Ai `hjd`Yl]b['

GPIO pins have alternative function pins. Table 5-1 shows pin multiplexing information.

HUV`Y') !%; D=C'5`HYfbUhjj Y': i bWhjcb'

			: I B7	H-CB.	
DCFH	D -B .	\$\$.	\$%	% \$.	%
	0	PA0*	T2IO		AIN0
	1	PA1*	T3IO		AIN1
	2	PA2*	SS	WDTO	AIN2
	3	PA3*	SCK	STBO	AIN3
	4	PA4*			AIN4
	5	PA5*			AIN5
	6	PA6*	T0IO		AIN6
PA	7	PA7*	T1IO		AIN7
FA	8	PA8*	T2IO	T0IO	AIN8
	9	PA9*	T3IO	T1IO	AIN9
	10	PA10*			AIN10
	11	PA11*			AIN11
	12	PA12*	TOIO		
	13	PA13*	T1IO		
	14	PA14*	T2IO		
	15	PA15*	T3IO		
	0	PB0*	MPWMUH	SS	
	1	PB1*	MPWMUL	SCK	
	2	PB2*	MPWMVH	MOSI MISO	
PB	3 4	PB3* PB4*	MPWMVL MPWMWH	MISO	
	5	PB5*	MWMWL		
	6	PB6*	PRTIN		
	7	PB7*	OVIN		
	0	PC0	SWCLK*	RXD1	
	1	PC1	SWDIO*	TXD1	
	2	PC2*	0.1.2.0		
	3	PC3*			
	4	PC4*		TOIO	
	5	PC5*	RXD1	T1IO	
	6	PC6*	TXD1	T2IO	
PC	7	PC7*	SCL	T3IO	
PC	8	PC8*	SDA		VMRG
	9	PC9*	CLKO		
	10	PC10	nRESET*		
	11	PC11	BOOT*	T0IO	
	12	PC12*	T3IO		XIN
	13	PC13*	T2IO		XOUT
	14	PC14*	RXD0		
	15	PC15*	TXD0		
	0	PD0*	SS		
PD	1	PD1*	SCK	001	OVCUT
	2	PD2*	MOSI	SCL	SXOUT
	3	PD3*	MISO	SDA	SXIN

^(*) indicates default pin setting indicates secondary port

. .

FY[]ghYfg[†]

The base address of the PCU block is 0x4000_1000.

Register access is globally masked by the PORTEN register. To change register values except the PORTEN register, enable port access in advance.

HUV'Y') !&'6 UgY'5 XXfYgg'cZ9 UW 'Dcfh'7 cblfc''

B5 A 9 ·	65G9588F9GG
PCA	0x4000_1000
PCB	0x4000_1100
PCC	0x4000_1200
PCD	0x4000_1300

HUV'Y')!' 'D71 'FY[]ghYf'AUd'

B5 A9 .	C:: G9 H	HMD9 .	89G7F±DH±CB
PC <i>n.</i> MR	0x00	RW	Port n pin mux select register
PCn.CR	0x04	RW	Port <i>n</i> pin control register
PCn.PCR	0x08	RW	Port <i>n</i> internal pull-up control register
PCn.DER	0x0C	RW	Port n debounce control register
PCn.IER	0x10	RW	Port <i>n</i> interrupt enable register
PCn.ISR	0x14	RW	Port <i>n</i> interrupt status register
PCn.ICR	0x18	RW	Port <i>n</i> interrupt control register
	0x1C		Reserved
PORTEN	0x1FF0	RW	Port Access enable

D75"AF DCFH5 D]b AI L FY[]ghYf

This is the PA Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCA.MR=0x4000_1000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA	15	PA	14	PA	13	PA	12	PA	.11	PA	10	P	A 9	P/	18	PA	47	P	46	P/	4 5	P/	A 4	P/	43	P/	12	P/	۱1	PΑ	١0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	C	00	0	0	0	0	0	0	0	0	0	0	0	0
Ì	R	W	R	w	R	W	R	w	R	w	R	W	R	w	R۱	N	R	w	R	w	R	w	R	w	R	w	R	w	R	W	R۱	N

DCFH.		G9 @97 h	±CB:6±H	
БСЕП	\$\$.	\$%	% *.	%
PA0	PA0*	T2IO		AIN0
PA1	PA1*	T3IO		AIN1
PA2	PA2*	SS	WDTO	AIN2
PA3	PA3*	SCK	STBO	AIN3
PA4	PA4*			AIN4
PA5	PA5*			AIN5
PA6	PA6*	T0IO		AIN6
PA7	PA7*	T1IO		AIN7
PA8	PA8*	T2IO	T0IO	AIN8
PA9	PA9*	T3IO	T1IO	AIN9
PA10	PA10*			AIN10
PA11	PA11*			AIN11
PA12	PA12*	T0IO		
PA13	PA13*	T1IO		
PA14	PA14*	T2IO		
PA15	PA15*	T3IO		

D76"AF. DCFH.6.D]p.AI T.E.A.] BHAt.

This is the PB Port mode select register. This register must be set properly before using the port.to ensure it functions correctly.

PCB.MR=0x4000_1100

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P	B15	PE	14	PB	313	PB	12	PB	11	РВ	10	PI	В9	PE	38	PI	37	PI	36	PI	35	PE	34	PE	33	PE	32	PI	31	PE	30
	00	C	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RW	R	w	R	w	R	w	R	w	R	w	R	w	R۱	N	R	w	R	w	R	w	R	W	R	w	R	w	R	w	R۱	N

DCEH.		G9 @97 I	H£CB:6±H	
DCFH	\$\$.	\$%	%\$ [.]	%
PB0	PB0*	MPWMUH	SS	
PB1	PB1*	MPWMUL	SCK	
PB2	PB2*	MPWMVH	MOSI	
PB3	PB3*	MPWMVL	MISO	
PB4	PB4*	MPWMWH		
PB5	PB5*	MPWMWL		
PB6	PB6*	PRTIN		
PB7	PB7*	OVIN		

D77 "AF ... DCFH'7 'D]b'AI L'FY[]ghYf'

This is the PC Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCC.MR=0x4000_1200

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC	15	PC	:14	PC	13	PC	:12	PC	:11	PC	10	P	C9	PC	28	P	C7	P	C6	P	C5	P	C4	P	C3	PC	C2	PC	C1	PC	: 0
ſ	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	C	00	0	0	0	0	0	0	0	0	0	1	0:	1
	R	W	R	w	R	W	R	w	R	w	R	W	R	w	R۱	N	R	w	R	w	R	w	R	w	R	w	R	w	R	W	R۱	N

DCE11.		G9 @97 H	±CB′6±H′	
DCFH.	\$\$.	\$%	%	%%
PC0	PC0	SWCLK*	RXD1	
PC1	PC1	SWDIO*	TXD1	
PC2	PC2*			
PC3	PC3*			
PC4	PC4*		T0IO	
PC5	PC5*	RXD1	T1IO	
PC6	PC6*	TXD1	T2IO	
PC7	PC7*	SCL	T3IO	
PC8	PC8*	SDA		VMRG
PC9	PC9*	CLKO		
PC10	PC10	nRESET*		
PC11	PC11	BOOT*	T0IO	
PC12	PC12*	T3IO		XIN
PC13	PC13*	T2IO		XOUT
PC14	PC14*	RXD0		
PC15	PC15*	TXD0		

An IXYS Company DfcXi WhGdYWJZWUHcb' Dcfh7 cblfc''I b]hfD7 I &

D7 8 "A F

DCFH'8 'D]b'AI L'FY[]ghYf'

This is the PD Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.

PCD.MR=0x4000_1300

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PI	D15	PE	14	PD	13	PD	12	PD	11	PD	10	PI	D9	PE	08	PI	07	PI	D6	PI	D5	PI	D4	PI	D3	PI	02	PE	01	PE	00
	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0
F	RW	R	w	R	w	R'	w	R	w	R۱	N	R	w	R	W	R	w	R	w	R	w	R	w	R	w	R	w	R۱	W	R۱	w

DCFH.		G9 @9 7	H-CB'6+H'	
DCFH	\$\$.	\$%	% 5.	%
PD0	PD0*	SS		
PD1	PD1*	SCK		
PD2	PD2*	MOSI	SCL	SXOUT
PD3	PD3*	MISO	SDA	SXIN

D7 b"7 F DCFH'b D]b 7 cblfc FY[]ghYf f9 I WYdhZcf D7 7 "7 FŁ

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.

PCA.CR=0x4000_1004, PCB.CR=0x4000_1104, PCD.CR=0x4000_1304

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P	15	P	14	P	13	Pí	12	P	l1	P1	10	P	9	Р	8	Р	7	P	6	P	5	P	4	P	93	Р	2	P	1	P	o
Ī	1	1	1	.1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	.1	1	1	1	1	1	11	1	.1	1	1	1	l 1
	R	w	R	w	R	w	R	W	R	W	R	W	R	W	R۱	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w

Pn	Port control
	00 Push-pull output
	01 Open-drain output
	10 Input
	11 Analog

D77"7F'DCFH'7'D]b'7cblfc``FY[]ghYf'

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.

PCC.CR=0x4000_1204

3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P15	;	Pí	L4	P:	13	P:	12	P	11	Pí	10	F	9	F	8	P	7	P	6	P	5	F	4	P	3	P	2	Р	1	P	0
	11		1	1	1	1	1	1	1	.0	1	0	1	l 1	1	1	1	.1	1	.1	1	.1	1	.1	1	.1	1	1	1	0	1	.0
	RW	,	R	W	R	W	R	w	R	w	R	W	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w

Pn	Port control
	00 Push-pull output
	01 Open-drain output
	10 Input
	11 Analog

D7 b'D7 F' DCFH'b'Di ``!i d'FYg]ghcf'7 cblfc`'FY[]ghYf'f91 WYdh'Zcf'' D7 7 'D7 FŁ'

Every pin in the port has on-chip pull-up resistors which can be configured by the PCn.PCR registers.

PCA.PCR=0x4000_1008, PCB.PCR=0x4000_1108

PCD.PCR=0x4000_1308

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PUE15	PUE14	PUE13	PUE12	PUE11	PUE10	PUE9	PUE8	PUE7	PUE6	PUES	PUE4	PUE3	PUE2	PUE1	PUE0
Ī								00	00							
								R	w							

n	PUEn	Port pull-up control
		O Disable pull-up resistor
		1 Enable pull-up resister

And IXYS Company DfcXi WiGdYWZWUjcb' Dcfh7 cblfc"I b]hfD7 I &

D7 7 'D7 F

DCFH7 'Di ``!i d'FYg]ghcf'7 cblfc`'FY[]ghYf

Every pin in the port has on-chip pull-up resistors which can be configured by the PCC.PCR registers.

PCC.	PCR=	0x400	0	1208

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PUE15	PUE14	PUE13	PUE12	PUE11	PUE10	PUE9	PUE8	PUE7	PUE6	PUES	PUE4	PUE3	PUE2	PUE1	PUE0
Ī								00	03							
								R	w							

n	PUEn	Port pull-up control
		O Disable pull-up resistor
		1 Enable pull-up resister

D7 b'8 9 F DCFH'b'8 YVci bWY'9 bUV'Y'FY[]ghYf'

Every pin in the port has a digital debounce filter which can be configured by the PCn.DER registers.

PCA.DER=0x4000_100C, PCB.DER=0x4000_110C PCC.DER=0x4000_120C, PCD.DER=0x4000_130C

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	PDE15	PDE14	PDE13	PDE12	PDE11	PDE10	PDE9	PDE8	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1	PDE0	
Ī								00	00								
								R	W								

PDEn	Pin	debounce enable
	0	Disable debounce filter
	1	Enable debounce filter

D7 b"49 F DCFH'b abh/ffi dh'9 bUV Y'F Y[]gh/ff

The entire pin can be an external interrupt source. The trigger interrupt and level trigger interrupt are supported. The Interrupt mode can be configured by setting the PCn.IER registers.

PCA.IER=0x4000_1010, PCB.IER=0x4000_1110 PCC.IER=0x4000 1210, PCD.IER=0x4000 1310

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIE	E15	PIE	14	PIE	13	PIE	12	PIE	11	PIE	10	PI	E9	PI	E8	PI	E7	PI	E6	PI	E5	PI	E4	PI	E3	PI	E2	PI	E1	PI	E0
0	00	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	C	00	0	0	0	0	0	0
R	w	R	w	R	W	R۱	W	R	w	R۱	N	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w

PIEn	Pin ir	nterrupt enable
	00	Interrupt disabled
	01	Enable interrupt as level trigger mode
	10	Reserved
	11	Enable interrupt as edge trigger mode

D7 b"=GF DCFH"b"=bhYffi dh'GhUhi g"FY[]ghYf"

When an interrupt is delivered to the CPU, the interrupt status can be detected by reading the PCn.ISR register. The PCn.ISR register reports the interrupt source pin and type of interrupt.

PCA.ISR=0x4000_1014, PCB.ISR=0x4000_1114 PCC.ISR=0x4000_1214, PCD.ISR=0x4000_1314

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ı	PIS	15	PIS	614	PIS	513	PIS	512	PIS	511	PIS	10	PI	S 9	PI	88	PI	S7	PI	S6	PI	S5	PI	S4	PI	IS3	PI	S2	PI	S1	PI	S0
	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	00	0	00	C	00	0	0
	RV	N	R	w	R	w	R	w	R	w	R	W	R	w	R	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w

PISn	Pin i	nterrupt status
	00	No interrupt event
	01	Low level interrupt or Falling edge interrupt event is
		present
	10	High level interrupt or rising edge interrupt event is
		present
	11	Both of rising and falling edge interrupt event is present in
		edge trigger interrupt mode.
		Not available in level trigger interrupt mode

D7 b"=7 FDCFH"b"=bhYffi dh'7 cblfc``FY[]ghYf'

This is the Interrupt Mode Control register.

PCA.ICR=0x4000_1018, PCB.ICR=0x4000_1118 PCC.ICR=0x4000_1218, PCD.ICR=0x4000_1318

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIC	15	PIC	14	PIC	13	PIC	:12	PIC	11	PIC	:10	PI	C 9	PI	C8	PI	С7	PI	C6	PI	C5	PI	C4	PI	С3	PI	C2	PI	C1	PI	CO
00)	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RV	٧	R	W	R	w	R	W	R	w	R	W	R	w	R۱	N	R	w	R	w	R	w	R	w	R	w	R	w	R	w	R	w


PICn	Pin i	nterrupt mode
	00	Prohibit external interrupt
	01	Low level interrupt or Falling edge interrupt mode
	10	High level interrupt or Rising edge interrupt mode
	11	Both rising and falling edge interrupt mode.
		No support for level trigger mode

DCFH9B

Dcfh5 WWgg'9bUV`Y

The Port Access Enable (PORTEN) registers enable register-writing permissions for all PCU registers.

PORTEN=0x4000_1FF0



7	PORTEN	Writing the sequence of 0x15 and 0x51 in this register enables
0		writing to PCU registers, and writing other values protects all
		PCU registers from writing.


Note: How to use PORTEN:

PORTEN=0x15; PORTEN=0x51; // enable PORTEN

... // set PCn.MR, PCn.CR PCn.PCR and etc.

PORTEN=0; // disable PORTEN

: i bWjcbU'8 YgW]dhcb'



:][i fY') !(': i bWf]cbU'6 cW_8]U[fUa '


When the input functions of I/O port are used by the Pin Control register, the output function of I/O port is disabled. The Port function differs according to the Pin Mux register.

The Input Data register captures the data present on the I/O pin or debounced input data at every GPIO clock cycle.


When the debounce functions of input data are used by the Debounce Enable register, the external input data is captured by the Debounce CLK.

- If CNT Value is "01", Debounced Input Data is "1"
- If CNT Value is "10", Debounced Input Data is "0"

It is possible to change the Debounce CLK of each port group used by the MCCR4~5 register.



:][i fY')!) "8 YVci bWY'@c[]W'




:][i fY') !* "Dcfh'8 YVci bWY'91 Ua d`Y'

* " ; YbYfU Di fdcgY #C ft D=CŁ

Cj Yfj]Yk

Most pins except dedicated function pins can be used as general I/O ports. General input/output ports are controlled by the GPIO block.

- Output signal level (H/L) select
- Read Input signal level



:][i fY'*!%6`cW_'8]U[fUa '

D]b'8 YgW]dh]cb'

HUV`Y`*!%91 HYfbU`G][bU`

D=B'B5A9'	HMD9	89G7F±DH±CB
PA	Ю	PA0 – PA15
PB	Ю	PB0 – PB7
PC	Ю	PC0 - PC15
PD	Ю	PD0 – PD3

FY[]ghYfg

The base address of GPIO is 0x4000_2000 and the register map is described in Table 6-2 and Table 6-3.

HUV'Y'*!&'6 UgY'5 XXfYgg'cZ9 UW 'Dcfh'

B5 A 9 ·	65G9'588F9GG'
PA PORT	0x4000_2000
PB PORT	0x4000_2100
PC PORT	0x4000_2200
PD PORT	0x4000_2300

HUV Y *!' ; D=C FY[]ghYf AUd

B5 A 9 .	C:: G9 H	HMD9 .	89G7F±DH±CB	F9G9H'J5@9'
Pn.ODR	0x00	RW	Port n Output data register	0x00000000
Pn.IDR	0x04	RO	Port n Input data register	0x00000000
Pn.BSR	0x08	WO	Port n Pin set register	0x00000000
Pn.BCR	0x—0C	WO	Port n Pin clear register	0x00000000

Db'C8F'DCFH'b'Ci hdi hi8 UhU'FY[]ghYf'

When the pin is set as output and GPIO mode, the pin output level is defined by the Pn.ODR registers.

PA.ODR=0x4000_2000, PB.ODR=0x4000_2100 PC.ODR=0x4000_2200, PD.ODR=0x4000_2300

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							O	DR							
							00	00							
							R	w							
					ODF	?	_ P	in outpu	t level						
							C	Out	put low	level	•	•	•	•	•
								Out	nut high	lovol	•	•	•	•	•

Db"\(F'DCFH'b'\(b'\) bdi h'8 UtU'FY[]ghYf'

Each pin level status can be read in the Pn.IDR register. Even if the pin is in alternative mode except analog mode, the pin level can be detected in the Pn.IDR register.


PA.IDR=0x4000_2004, PB.IDR=0x4000_2104 PC.IDR=0x4000_2204, PD.IDR=0x4000_2304

											FC.IDR	-014000_	_2204, FD	.IDN-0X4	000_230
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ID	R							
							00	00							
							R	0							
•'															
					IDR		Р	in curre	nt level						
							0	The	pin is lo	w level		•	•	•	

The pin is high level

Db'6 GF DCFH'b'6]h'GYhFY[]ghYf

Pn.BSR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '1'. Writing '0' in this register has no effect.




Db'67F'DCFH'b'6]h7`YUf'FY[]ghYf'

Pn.BCR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '0'. Writing '0' in this register has no effect.

PA.BCR=0x4000_200C, PB.BCR=0x4000_210C PC.BCR=0x4000_220C, PD.BCR=0x4000_230C 0 15 14 13 12 10 9 8 6 11 **BCR** 0000 wo **BCR** Pin current level 0 Not effect 1 Clear correspondent bit in Pn.ODR register

: i bWjcbU'8 YgWjdhcb



:][i fY* !&: i bWi]cbU 6 cW 8 JU[fUa :

When configured as output, the value written to the GPIO Output Data register is output on the I/O Pin.

When setting the Bit Set register, the GPIO Output Data register sets the High. When setting the Bit Clr register, the GPIO Output Data register sets the Low.

The Input Data register captures the data present on the I/O pin or Debounced input data at every GPIO clock cycle.

+": 'Ug\ 'A Ya cfm7 cblfc''Yf'

Cj Yfj]Yk

The Flash Memory Controller is an internal Flash memory interface controller with the following features:

- 64/32 KB Flash memory with protection bits
- 32 word length program or erase at a time
- Bulk erase for 64/32 KB memory at a time
- 32 word size OTP area
- 50 ns Flash access read time
- 0-wait (under 20 MHz), 1-wait, 2-wait, and pre-fetch (read acceleration) access support
- Uses internal 40 MHz OSC clock for Erase/Program timing control

Start address		WPROT	Size
0x0000_0000		WP[0]	4KB
0x0000_1000		WP[1]	4KB
0x0000_2000		WP[2]	4KB
0x0000_3000		WP[3]	4KB
0x0000_4000		WP[4]	4KB
0x0000_5000		WP[5]	4KB
0x0000_6000		WP[6]	4KB
0x0000_7000	FLASH MEMORY	WP[7]	4KB
0x0000_8000	64KB	WP[8]	4KB
0x0000_9000		WP[9]	4KB
0x0000_A000		WP[10]	4KB
0x0000_B000		WP[11]	4KB
0x0000_C000		WP[12]	4KB
0x0000_D000		WP[13]	4KB
0x0000_E000		WP[14]	4KB
0x0000_F000		WP[15]	4KB

:][i fY'+!%6 cW_'8]U[fUa '

FY[]ghYfg

The base address of the Flash Memory Controller is listed in Table 7-1.

HUV'Y'+!%: 'Ug\ 'A Ya cfmi7 cblfc"'Yf'6 UgY'5 XXfYgg'

NAME	BASE ADDRESS
Flash Controller	0x4000_0100

Table 7-2 shows the Register memory map.


HUV'Y'+!&: A7 FY[]ghYf'AUd'

B5 A9 ·	C:: G9H	HMD9 ·	89G7F±DH±CB	F9G9H J5@9
FM.MR	0x0004	RW	Flash Memory Mode Select register	0x01000000
FM.CR	0x0008	RW	Flash Memory Control register	0x05000000
FM.AR	0x000C	RW	Flash Memory Address register	0x00000000
FM.DR	0x0010	RW	Flash Memory Data register	0x00000000
FM.TMR	0x0014	RW	Flash Memory Timer register	0x00018FFF
FM.TICK	0x001C	R	Flash Memory Tick Timer	0x00000000
FM.CRC	0x0020	R	Flash CRC16 check value	0x00000000
FM.CFG	0x0030	RW	Flash Memory Configuration value	0x00008200
FM.HWID	0x0040	R	Second HW ID for AC30M1x64/1x32	0x30146400
BOOTCR	0x0074	RW	Boot ROM clear, SRAM Remap register	0x00000000
FM.WPROT	0x0078	RW	Write Protection register	0x00FFFF00
FM.RPROT	0x007C	RW	Read Protection register	0x000000FF

: A "A F : `Ug\ 'A Ya cfmA cXY FY[]ghYf :

This is an internal 32-bit Flash memory mode register.

FM.MR=0x4000_0104



24	IDLE	0	Flash Idle state bit ("0" means flash busy for PGM or ERS)
		1	Flash Idle state bit ("1" means flash idle, free to read)
23	TESTEN	0	Flash test register disable ("0" means cannot set TEST reg)
	(test only)	1	Flash test register enable ("0" means can set TEST reg)
22	AMBAEN	0	AMBA mode disabled status
		1	AMBA mode enable (can change wait state and etc)
21	PROTEN	0	Flash protection register disable ("0" means cannot access
			protection register)
		1	Flash protection register enable ("1" means can access
-			protection register)
17	TRMEN	0	TRIM mode disabled status
-		1	Trim mode entry status(read only)
16	TRM	0	TRIM mode disabled
		1	Trim mode status(read only) must be set with TRMEN
9	FEMOD	0	Flash (program/erase) mode disabled
		1	Flash mode entry status(read only)
8	FMOD	0	Flash (program/erase) mode disabled
		1	Flash mode status(read only) must be set with FEMOD
7	ACODE	5A → A5	Flash mode entry sequence
0		A5 → 5A	Trim mode entry sequence
		81 → 28	AMBA mode entry sequence
		66 → 99	PROT mode entry sequence
		39 → 7D	TESTEN mode entry sequence (test only)

: A "7 F": `Ug\ 'A Ya cfm7 cblfc``FY[]ghYf''

This is an internal Flash memory control register. FM.CR[17:0] bits can be accessed while Flash mode entry is activated. FMCR[31:28] bits can be accessed in Trim mode.

FM.CR=0x4000_0108

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ОТРЗ	ОТР2	ОТР1	ОТРО								TMREN			TEST		TUOPPV	EVER	PVER	BLKE	DMYE	ОТРЕ	AEE	AEF	SUBACT	Mbdd	PMODE	WE	PBLD	PGM	ERS	PBR
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW								RW			RW	RW	RW	RW	RW	RW	RW	RW	ΚW	ΚW	RW	RW	ΚW	ΑW	RW	RW	RW	RW

·			·
31	OTP3	0	
01	33	1	OTP area 3 access enable (user can access)
30	OTP2	0	(
		1	OTP area 2 access enable (user can access)
29	OTP1	0	(**************************************
		1	OTP area 1 access enable (user can access in a certain
		-	condition), OTP1 is used for read protection
28	OTP0	0	
		1	OTP area 0 access enable (user can not erase/program this
			area)
20	TMREN	0	Flash Tick timer enable
		1	Flash tick timer enable
			Tick timer runs by system clock while PGM or ERS
			undergoing
17	TEST	00	Normal operation
16		01	(read) Row voltage mode
		01	(write) ODD Row program
		10	Even Row program
		11	All Row program
15	VPPOUT	0	
		1	Charge pump Vpp output
14	EVER	0	
		1	Erase verify mode
13	PVER	0	
		1	Program verify mode
12	BLKE	0	
		1	128page write enable for full chip writing to save program
			time
11	DMYE	0	
		1	DUMMY area enable.
10	OTPE	0	
		1	OTP area A, B, C, D enable (user cannot access otp directly)
9	AEE	0	
		1	Pre PGM enable , Page buffer set automatically
8	AEF	0	·
		1	All erase 64/32KB code area enable
7	SUBACT	0	
		1	SUB Active mode (System clock under 1MHz)
6	PPGM	0	
		1	Pre-PGM for Erase operation (pre-program before erase)
5	PMODE	0	· · · · · · ·
		1	PMODE enable(Address path changing)
4	WE	0	
		1	Write enable
		тт	WITE CHANC


An IXYS company Dfc Xi WhGdYVJZWUhjcb' : `Ug\ 'A Ya cfm7 cblfc``Yf

3	PBLD	0	
		1	Page buffer load(WE should be set)
2	PGM	0	
		1	Program mode enable
1	ERS	0	
		1	Erase mode enable
0	PBR	0	
		1	Page buffer reset

: A '5 F': `Ug\ 'A Ya cfm5 XXfYgg'FY[]ghYf'

This is an internal Flash memory program, erase address register.

FM.AR=0x4000_010C



: A '8 F : `Ug\ `A Ya cfm'8 UHJ FY[]ghYf`

This is an internal Flash memory program data register.


FM.DR=0x4000_0110

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FDA	ATA															
														0х	0000	000	00														
															R	W															
								3	1	FE	DATA				F	lash	PGN	Л da	ta (3	32-bi	it)										

: A "HAF: `Ug\ `AYa cfmH]a Yf FY[]ghYf`

This is an internal Flash memory timer value register (18-bit). The Erase/Program timer runs up to {TMR[17:0]}.

FM.TMR=0x4000_0114



TMR	Erase/PGM timer (default, 0x18FFF)
	Timer counts up to {TMR[17:0]} by 40MHz HSI OSC clock

An IXYS company Dfc Xi WhGdYVJZWUhjcb' : `Ug\ 'A Ya cfm7 cblfc``Yf

:A '8 - FHM : `Ug\ `A Yacfm'8]fhm'6]h'F Y[]ghYf`

FMDRTY is the internal Flash memory dirty bit clear register.

FΜ	DR=0x4000	0110
FIVE.	.DN-084000	OTTO

31	. 3	80	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																FDI	RTY															
	0x0000_0000																															
																W	10															

31 FDIRTY Write any value here, cache line fill flag will be cleared 0

: A 'H=7 ?: `Ug\ `A Ya cfmH]W_ 'H]a Yf `F Y[]ghYf `

This is an internal Flash memory tick timer register.

FM.TICK=0x4000_011C




17 FTICK TICK goes to 0x3FFFF from written TICK value while TMR runs by
0 PCLK clock while Flash PGM or ERS (counts up only when IDLE bit of FMMR register is low)

: A '7 F7 : `Ug\ '7 F7 '7 \ YW_ 'F Y[]ghYf'

FMCRC is the CRC value resulting from read accesses on internal Flash memory.

FM.CRC=0x4000_012C



15	CRC16	CRC16 check value read register	
0		polynomial: (1 + x5 + x12 + x16)	
		data width: 32 (the first serial bit is D[31])	

An IXYS Company DfcXi WiGdYVJZJWUhjcb': 'Ug\ 'A Ya cfm7 cblfc"Yf

: A '7 : ; ': `Ug\ 'A Ya cfm'7 cbZ[[i fUh]cb'F Y[]ghYf'

This is an internal Flash memory Configuration register. This register has the same address as the FMTRIM0 register.

FM.CFG=0x4000_0130

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							W	RITEK	ŒY								HRESPD			TESTCLK				WAIT	CRCINIT	CRCEN			-	Keserved		
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0				-		
																	RW			RW			RW	RW	RW	RW						

31	WRITEKEY		Write key 0x7858
16 15	HRESPDIS	0	By default, when CPU try to write ROM area directly, flash interface will return ERROR response by AMBA protocol
		1	Disable HRESP(error response function) of Data or System bus (HRESP is AMBA AHB signal) This bit only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858
12	TESTCLK	0	TEST Clock selection (test purpose only) Set "1" to use system bus clock instead of internal 40MHz OSC This bits only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858
9 8	WAIT	00	This bits only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858 WAIT is 00, flash access in 1 cycle (0-wait)
		01	WAIT is 01, flash access in 2 cycles (1-wait)
		10	WAIT is 10, flash access in 3 cycles (2-wait) – default
		11	WAIT is 11, flash access in pre-fetch mode Note) In pre-fetch mode, OTP (0x3F0000xx~0x3F0005xx) read and Program/Erase operation would not work correctly. User must exit from pre-fetch mode to read OTP or program/erase flash memory
7	CRCINIT	0	When this bit is set('1'), CRC register will be initialized It should be reset again before read flash to generate CRC16 calculation (Initial value of FMCRC is 0xFFFF)
6	CRCEN	0	CRC16 enable CRC value will be calculated at every flash read timing

: A "< K =8 ' : `Ug\ `< UfXk UfY`=8 `FY[]ghYf` `

The Flash Hardware ID register is a 32-bit read-only register for correct size information.

FM.HWID=0x4000_0140

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FΗ\	NID															
														0.	201	1 64	00														
														0,	301	0-	00														
															- 1	₹															

31 FHWID Flash HWID register
0 It returns size option values
0 0x30146400 : 64KB flash product option
0x30143200 : 32KB flash product option
0x30FF0000 : wrong size option code, 64KB flash enable

6 CCH7 F' 6 cchFCA FYa Ud'7 YUf FY[]ghYf'

The Boot ROM remap clear register is an 8-bit register.

BOOTCR=0x4000_0174

7	6	!	5	4	3	2	1	0
				SREMAP				воотком
0	0	()	0	0	0	0	1
								R
		4	SREM	V 6 F	address. This bit l	ble register set, SRAM will location can be a so can be read a	ccessed in AMBA	mode
		0	воот		This bit is used t	can be written in to clear boot load tivate this bit. Alv	ler mode at end	of boot code,

Note) SREMAP bit can be writable when AMBA mode is enabled

FM->MR=0x81;

FM->MR=0x28; // AMBA mode enter

... // change BOOTCR[4](SREMAP) value

FM->MR=0; // AMBA mode exit

An IXYS company Dfc Xi WhGdYVJZWUhjcb' : `Ug\ 'A Ya cfm7 cblfc``Yf

: A 'K DFCH' : `Ug\ `A Ya cfmK f]hY`DfchYWf]cb`FY[]ghYf`

This is an internal Flash memory write protection register. This register is updated from the OTP area of Flash during boot sequence; users cannot write to this register or clear any bit directly.

FM.WPROT=0x4000 0178

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				WF	PEN																			W	/P							
()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0xF	FFF							
																								R	w							

31	WPEN	Write Protect Access Enable
24		Sectors 0-1: 0x98
		Sectors 2-15: 0x87
15	WP	Sector(4KB block each) protect
0		Each bit enable write protect corresponding 4K block when WP
		bit is set ('1'). (Write protect enabled at boot)

: A 'F DF CH' : `Ug\ `A Ya cfmF YUX DfchYWhjcb `F Y[]ghYf`

This is an internal Flash memory read protection register. This register is updated from the OTP area of Flash during boot sequence; therefore, users cannot write to or clear any bit directly.

FM.RPROT=0x4000_017C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LOCK2	LOCK1	JTAGDIS			-										,	-											RP	EN			
0	0	0			-											-											0х	FF			
8	8	8																									R	N			

31	LOCK2	Read protection level 2 state flag
30	LOCK1	Read protection level 1 state flag
29	JTAGDIS	JTAG disable state flag
7	RPEN	Read Protection Enable/Disable
0		By default, read protection disable (FM.RPROT = 0xFF)
	LOCK1	Read protection level 1
		Code protection mode enable, debug can be connected
		Write 0x39 to activate LOCK1 (only can be written in Unlock
		state)
		Code in SRAM or debugger cannot read flash area
		When flash was read from SRAM or debugger, 0xA5A5A5A5 will
		be return as read data
	LOCK2	Read protection level 2
		Code protection mode enable, debug cannot be connected
		Write any value except 0x39(include 0xFF) to activate LOCK2
		(only can be written in Unlock state or LOCK1)
		When Flash was read from SRAM, 0xA5A5A5A5 will be return as
		read data

And IXYS company Dfc Xi WiGdYVJZWLHjcb' : `Ug\ 'A Ya cfm7 cblfc``Yf

: i bWjcbU'8 YgWjdhcb'

The Flash memory controller is an internal Flash memory interface controller which primarily controls the programming of Flash memory and preparing read data to be requested from the bus.

: 'Ug\ 'Cf[Ub]nUh]cb'

The 64 Kbytes code Flash memory consists of 512 pages which have a uniform 128 byte page size. The Flash controller allows reading or writing of Flash memory data. This memory is located at 0x0000_0000 address on the system memory map. The system expects the code to be executed on boot to be located at address 0x0000_0000. There is no ability to change this address on the Cortex M0.

: `Ug\ `FYUX`CdYfUhlcb`

The Flash data read operation is requested from the bus. The Flash controller responds to the request. The wait time should be correctly defined because the bus speed is usually faster than the Flash data access time. The Flash data access time is 20 Mhz on the Z32F0642 device.

: `Ug\ `Dfc[fUa `CdYfUh]cb`

Erase and Program access of Flash memory is available only in Flash mode. Once in Flash mode, Flash cannot be read normally; therefore, self-programming is not supported. The Flash program erase operations must be performed by the execution program in SRAM memory.

For every erase operation, a pre-program operation MUST be performed first, to prevent over-erase of Flash memory cells. Programming and erase operations use the 40 Mhz internal oscillator, so the HSI internal oscillator must be enabled and selected.

Erase operations can be either a page (32 words) or the entire chip. Programming can be a single word or a page.

: `Ug\ '9fUgY'UbX'Dfc[fUa '91 Ua d`Yg"

To erase a sector:

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FMMR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set target Page address in FM.AR
- E. Set FM.TMR register to be 0.5ms operation (based on 40MHz Int OSC clock)
- F. set PPGM, WE, PGM bits of FMCR
- G. Wait until IDLE bit of FM.MR register become "1" after pre-program
- H. Clear WE, PGM bits of FMCR
- Wait 5us
- J. Clear PPGM bit of FM.CR
- K. Wait 30us before returning to normal operation
- L. Clear PMODE bit of FM.CR
- M. Clear Flash mode (write 0x00 into FM.MR)
- N. Insert at least 2 NOPs, and return to normal operation
- O. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- P. Set PMODE bit first

- Q. Wait until IDLE bit of FM.MR register becomes "1"
- R. Set FM.TMR register to be 2.5ms operation (based on 40 MHz Int OSC clock)
- S. Set target Page address in FM.AR
- T. set WE, ERS bits of FM.CR
- U. Wait until IDLE bit of FM.MR register become "1" after erase
- V. Clear WE, ERS bits of FM.CR
- W. Wait 30us before returning to normal operation
- X. Clear PMODE bit of FM.CR
- Y. Clear Flash mode (write 0x00 into FM.MR)
- Z. Insert at least 2 NOPs, and return to normal operation

To Program a page (after erase):

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set PBR bit of FM.CR and clear PBR bit of FM.CR(page buffer reset)
- E. Set target Page address in FM.AR
- F. Set PBLD bit of FM.CR to load data into page buffer
- G. Write word(32-bit) data into FM.DR (max 32 words), address increased automatically based on word address
- H. Clear PBLD bits of FM.CR
- I. Set target Page address in FM.AR again
- J. Set FM.TMR register to be 2.5ms operation (based on 40MHz Int OSC clock)
- K. Set WE, PGM bits of FM.CR
- L. Wait until IDLE bit of FM.MR register become "1" after program
- M. Clear WE, PGM bits of FM.CR
- N. Wait 30us before returning to normal operation
- O. Clear PMODE bits of FM.CR
- P. Clear Flash mode (write 0x00 into FM.MR)
- Q. Insert at least 2 NOPs, and return to normal operation

, " ⇒bhYfbU'GF5A'

Cj Yfj]Yk

The Z32F0642 MCU has a block of 0-wait on-chip SRAM. The size of SRAM is 4KB. The SRAM base address is 0x2000_0000.

The SRAM memory area is usually used for data memory and stack memory. Sometimes the code is dumped into the SRAM memory for fast operation or Flash erase/program operation.

This device does support memory remap strategy to remap memory to 0x00000000-0x000000FFF. Flash memory can be accessed at 0x30000000 when SRAM is remapped. To remap the SRAM, set the SREMAP bit in the FM->BOOTCR register.


An■IXYS Company DfcXi WfiGdYWJZJWUrjcb K UHW !8 c['H]a Yf'fK 8 HŁ

- " K UHW !8 c['H]a Yf 'fK 8 HL'

Cj Yfj]Yk

The Watchdog timer can monitor the system and generate an interrupt or a reset. It has a 32-bit down-counter.

- 32-bit down counter (WDT.CNT)
- Select reset or periodic interrupt
- Count clock selection
- Dedicated pre-scaler
- · Watchdog underflow output signal



:][i fY'-!%K 8 H'6 cW_8]U[fUa '

FY[]ghYfg

The base address of watchdog timer is 0x4000_0200 and the register map is described in Table 9-2. Initial watchdog time-out period is set to 2,000-miliseconds.

HUV'Y'-!%6 UgY'5 XXfYgg'cZG7 I

B5 A 9 ·	65G9'588F9GG'
WDT	0x4000 0200

HUV'Y'-!&'K UHW Xc['H]a Yf'FY[]gHYf'A Ud'

	B5 A 9 ·	C:: G9 H	HMD9 .	89G7F±DH±CB	F9G9H'J5@9'
	WDT.LR	0x0000	W	WDT Load register	0x00000000
,	WDT.CNT	0x0004	R	WDT Current counter register	0x00000000
\	WDT.CON	0x0008	RW	WDT Control register	0x0000805C

An■IXYS Company DfcXi WfiGdYWJZJWUrjcb K UHW !8 c['H]a Yf'fK 8 HŁ

K8H'@F'KUHW(Xc['H]aYf'@cUX'FY[]ghYf'

The WDTLR register is used to update the WDTCNT register. To update the WDTCNT register, the WDTEN bit of WDTCON should be set to '1' and written to the WDTLR register with a target value of WDTCNT. At least 5 WDT clocks are required to update WDTLR to WDTCNT. The WDT external clock source is controlled by WDTCSEL and WDTDIV in MCCR3.

WDT.LR=0x4000 0200

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															WD	TLR															
														0>	(000	0_00	00														
															R	W															
								3	1	W	/DTL	R			٧	Vato	hdog	g tim	er lo	oad	valu	e reg	iste	r							
								0							K	еер	ing	WEI	N bi	it as	s '1'	, w	rite	WD	TLR	reg	iste	wi	ll u	pdat	e
															١	NDT	CNT	valu	ıe w	ith v	vritte	en va	alue								

K8H7BH KUHW Xc[H]a Yf 7 i ff Ybh7 ci bhYf FY[]ghYf

The WDTCNT register represents the current count value of the 32-bit down counter .When the counter value reaches 0, the interrupt or reset is started.


WDT.CNT=0x4000 0204

																										'	WDI	.CIV I	=UX4	000_	_0204
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															WD.	TCNT															
														0х	0000)_0A	3D														
															R	0															
								3	1	W	/DTC	NT			٧	Vatc	hdo	g tim	ner c	urre	nt co	ount	er re	egist	er						
								0							3	2-bi	t do	wn c	oun	ter v	vill r	un fr	om	the	writ	ten v	value	е.			

K8H7CB KUHW(Xc['H]a Yf'7cblfc`FY[]ghYf'

The WDT module should be configured properly before running. When the target purpose is defined, WDT can be configured in the WDTCON register.

WDT.CON=0x4000_0208




15	WDBG	Watchdog operation control in debug mode
		0 Watchdog counter running when debug mode
		1 Watchdog counter stopped when debug mode
8	WUF	Watchdog timer underflow flag
		0 No underflow
		1 Underflow is pending
7	WDTIE	Watchdog timer counter underflow interrupt enable
		0 Disable interrupt
		1 Enable interrupt
6	WDTRE	Watchdog timer counter underflow interrupt enable
		0 Disable reset
		1 Enable reset
4	WDTEN	Watchdog Counter enable
		0 Watch dog counter disabled
		1 Watch dog counter enabled
3	CKSEL	WDTCLKIN clock source select
		0 PCLK
		1 External clock
2	WPRS[2:0]	Counter clock prescaler
0		WDTCLK = WDTCLKIN/WPRS
		000 WDTCLKIN
		001 WDTCLKIN / 4
		010 WDTCLKIN / 8
		011 WDTCLKIN / 16
		100 WDTCLKIN / 32
		101 WDTCLKIN / 64
		110 WDTCLKIN / 128
		111 WDTCLKIN / 256

An■IXYS Company DfcXi WfiGdYWJZJWUłjcb K UHW !8 c['H]a Yf'fK 8 HŁ

: i bWjcbU'8 YgWjdhcb'

The watchdog timer count can be enabled by setting WDTEN (WDT.CON[4]) to '1'. As the watchdog timer is enabled, the down counter starts counting from the Load Value. If WDTRE (WDT.CON[6]) is set as '1', WDT reset will be asserted when the WDT counter value reaches '0' (underflow event) from the WDT.LR value. Before the WDT counter goes down to 0, the software can write a certain value to the WDT.LR register to reload the WDT counter.

H]a]b['8]U[fUa



:][i fY'-!&H]a]b['8]U[fUa ']b'=bHYffi dh'AcXY'CdYfUf]cb'k\ Yb'K 8H'7`cW_']g'9I HYfbU'7`cW_'

In WDT interrupt mode, after WDT underflow occurs, a certain count value is reloaded to prevent the next WDT interrupt in a short time period and this reloading action can only be activated when the watchdog timer counter is set to be in Interrupt mode (set WDTIE of WDT.CON). It takes up to 5 cycles from the Load value to the CNT value. The WDT interrupt signal and CNT value data might be delayed by a maximum of 2 system bus clocks in synchronous logic.

Df YgWUY'HUV'Y'

The WDT includes a 32-bit down counter with programmable pre-scaler to define different time-out intervals.

The clock sources of the watchdog timer include the peripheral clock (PCLK) or one of five external clock sources. An external clock source can be enabled by setting CKSEL (WDT.CON[3]) to '1'. The external clock source is chosen in the MCCR3 register of the SCU (system control unit) block.

To make the WDT counter base clock, users can control 3-bit pre-scaler WPRS [2:0] in the WDT.CON register and the maximum pre-scaled value is "clock source frequency/256". The pre-scaled WDT counter clock frequency values are listed in following table.

Selectable clock source (40 kHz ~ 16 MHz) and the time out interval when 1 count

Time out period = {(Load Value) * (1/pre-scaled WDT counter clock frequency) + max 5Text} + max 4Tclk

^{*}Time out period (time out period from load Value to interrupt set '1')

HUV`Y'-!' 'DfY!gWUYX'K 8 H'7 ci bHYf'7 `cW_': fYei YbWni

91 hYfbU' 7`cW_'GcifWY' fK8 h7 @ -BŁ'	K8H7 @ -B··	K8H7@2-B #(`	K8H7@2-B #,∵	K8H7@2±B #%°	K8H7@2±B #&:	K8H7@2±B #(`	K8H7@2=B# %&,∵	K8H7@2+B #&)*
LSI	40kHz	10kHz	5kHz	2.5kHz	1.25kHz	0.625kHz	0.3125kHz	0.15625k Hz
MCLK	Bus clock	MCLK/4	MCLK/8	MCLK/16	MCLK/32	MCLK/32	MCLK/128	MCLK/256
HSI	40MHz	10MHz	5MHz	2.5MHz	1.25MHz	0.625MHz	0.3125MHz	0.15625M Hz
MOSC	XTAL frequency (4MHz~ 16MHz)	XTAL/4	XTAL/8	XTAL/16	XTAL/32	XTAL/64	XTAL/128	XTAL/256
SOSC	32.768kHz	8.192kHz	4.096kHz	2.048kHz	1.024kHz	0.512kHz	0.256kHz	0.128kHz

%"% !6]hH]a Yf


Cj Yfj]Yk

The timer block consists of 4 channels of 16-bit general purpose timers. These timers have an independent 16-bit counter and dedicated prescaler feed counting clock. They can support periodic timer, PWM pulse, one-shot timer, and Capture mode. They can be synchronized together.

An additional optional free-run timer is provided. The main purpose of this timer is a periodical tick timer or a wake-up source.

- 16-bit up-counter
- Periodic timer mode
- · One-shot timer mode
- PWM pulse mode
- Capture mode
- 10-bit prescaler
- Synchronous start and clear function

Figure 10-1 shows the block diagram of a unit timer block.



:][i fY'%\$!%6`cW_'8]U[fUa '

D]b'8 YgW]dh]cb'

HUV`Y'%\$!%91 HYfbU'D]b'

D=B'B5 A 9'	HMD9	89G7F±DH±CB
TnIO	I/O	External clock / capture input and PWM/one-shot output

FY[]ghYfg

The base address of the timer is 0x4000_3000 and the register map is described in Table 10-2 and Table 10-3.

HUV'Y'%\$!&'6 UgY'5 XXfYgg'cZ9 UW '7\ UbbY'

B5 A 9 ·	65G9'588F9GG'
T0	0x4000_3000
T1	0x4000_3020
T2	0x4000_3040
Т3	0x4000_3060

HUV'Y'%\$!' 'H]a Yf'FY[]ghYf'AUd'


B5 A 9 .	C:: G9 H	HMD9 .	89G7F±DH±CB	F9G9H'J5@19'
Tn.CR1	0x00	RW	Timer control register 1	0x00000000
Tn.CR2	0x04	RW	Timer control register 2	0x00000000
Tn.PRS	0x08	RW	Timer prescaler register	0x00000000
Tn.GRA	0x0C	RW	Timer general data register A	0x00000000
Tn.GRB	0x10	RW	Timer general data register B	0x00000000
Tn.CNT	0x14	RW	Timer counter register	0x00000000
Tn.SR	0x18	RW	Timer status register	0x00000000
Tn.IER	0x1C	RW	Timer interrupt enable register	0x00000000

Hb'7 F%H]a Yf'b'7 cblfc``FY[]ghYf'%

The Timer Control register 1 is a16-bit register.

The Timer module should be correctly configured before running. When the target purpose is defined, the timer can be configured in the Tn.CR1 register. After configuring this register, you can start or stop the timer function using the Tn.CR2 register.

T0.CR1=0x4000_3000, T1.CR1=0x4000_3020 T2.CR1=0x4000_3040, T3.CR1=0x4000_3060



15	SSYNC	Synchronize start counter with other synchronized timers
		0 Single counter mode
		1 Synchronized counter start mode
14	CSYNC	Synchronize clear counter with other synchronized timers
		0 Single counter mode
		1 Synchronized counter clear mode
13	UAO	Select GRA, GRB update mode
		0 Writing GRA or GRB takes effect after current period
		1 Writing GRA or GRB takes effect in current period
12	OUTPOL	Timer output polarity
		0 Normal output
		1 Negated output
8	ADCTRGEN	ADC Trigger enable control
		O Disable adc trigger
		1 Enable adc trigger at same time of GRA match
7	STARTLVL	Timer output polarity control
		O Default output level is HIGH
		1 Default output level is LOW
6	CKSEL[2:0]	Counter clock source select
4		000 PCLK/2
		001 PCLK/4
		010 PCLK/16
		011 PCLK/64
		10X MCCR3 clock setting
		11X TnIO pin input (TnIO pin must be set as input mode)
3	CLRMD	Clear select when capture mode
2		00 Rising edge clear mode
		01 Falling edge clear mode
		10 Both edge clear mode
		11 None clear mode
1	MODE[1:0]	Timer operation mode control
0		00 Normal periodic operation mode
		01 PWM mode
		10 One shot mode
		11 Capture mode

Hb'7 F&H]a Yf'b'7 cblfc`'FY[]ghYf'&'

Timer Control Register 2 is an 8-bit register.

T0.CR2=0x4000_3004, T1.CR2=0x4000_3024 T2.CR2=0x4000_3044, T3.CR2=0x4000_3064

7	6		5	4	3	2	1	0				
PWMO							TCLR	TEN				
0	0		0	0	0	0	0	0				
R	R		R	R	R	R	wo	RW				
		7	PWM(. Clear count	ar ration register.	next timer clock)					
		0	TEN		Timer enable bit O Stop timer counting 1 Start timer counting							

Bch. It is recommended to start timer with TCLR bit set to '1'.

Hb'DFG' H]a Yf'b'DfYgWUYf'FY[]ghYf'

The Timer Prescaler register is a 16-bit register to prescale the counter input clock.

T0.PRS=0x4000_3008, T1.PRS=0x4000_3028 T2.PRS =0x4000_3048, T3.PRS=0x4000_3068

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										PI	RS				
0	0	0	0	0	0					0	00				
										R	w				
				9	PRS		F	re-scale	value of	count cl	ock				
				0			7	CLK = CL	OCK_IN	(PRS+1)					
							(CLOCK_I	V is a sel	ected tir	ner inpu	t clock)			

Hb"; F5 'H]a Yf 'b'; YbYfU'FY[]gHYf'5 '

The Timer General Register A is a 16-bit register.

T0.GRA=0x4000_300C, T1.GRA=0x4000_302C T2.GRA=0x4000_304C, T3.GRA=0x4000_306C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							GI	RA							
							0x0	000							
							R	w							
1															
				15	GRA		(General F	Register <i>A</i>	(Duty/I	nterrupt	Register	r)		
				0			P	eriodic	mode / P	WM/O	ne-shot r	node			
							-	In PWM	l mode th	is regist	er is use	d as duty	y value.		
							-	When t	he count	er value	is match	ed with	this valu	e, GRA N	∕latch
							i	nterrupt	is reque	sted					
								apture i	node						
							-	Falling	edge of	TnIO po	rt will c	apture t	he coun	t value	when
							r	ising ed	ge clear r	node					
							-	Rising	edge of	TnIO po	rt will ca	apture t	he coun	t value	when
							f	alling ed	lge clear	mode					

Hb"; F6 H]a Yf b; YbYfU FY[]gHYf 6

The Timer General Register B is 16-bit register.


T0.GRB=0x4000_3010, T1.GRB=0x4000_3030 T2.GRB=0x4000_3050, T3.GRB=0x4000_3070

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							G	RB							
							0x0	000							
							R	w							
				15 0	GRB		- - - - - (Periodic In periovalue. The When the Interrupt Capture In Rising ed Falling	Register I mode / P odic mod he count he count t is reque mode edge of ge clear edge of	PWM / O e or PW er will co er value ested onl TnIO po mode TnIO po	ne-shot M mode unt up to is match y in PWI	mode , this reg o (GRB-1 ned with M and or apture t) value. this valu ne-shot n	e, GRB N nodes. t value	Match ——— when

Hb'7 BH' H]a Yf'b'7 ci bhFY[]ghYf'

The Timer Count register is a 16-bit register.

T0.CNT=0x4000_3014, T1.CNT=0x4000_3034 T2.CNT=0x4000_3054, T3.CNT=0x4000_3074



31	PRECLR	Prescaler initialize when timer count value write operation
16		0x00 Prescaler will be initialized when write timer count
		value on Tn.CNT[15:0].
		After writing the count value, prescaler restarted from
		initial state to make accurate period for first count.
		OxFF Prescaler will not be initialized and maintain current
		conditions even writing timer count value on
		Tn.CNT[15:0].
		First count period is not accurate depends on its status
		when writing operation.
15	CNT	Timer count value register
0		R Read current timer count value
		W Set count value

Hb'GF H]a Yf b'GhUhi g'FY[]ghYf

The Timer Status register is an 8-bit register. This register indicates the current status of the timer module.

T0.SR=0x4000_3018, T1.SR=0x4000_3038 T2.SR=0x4000_3058, T3.SR=0x4000_3078

7	6	5	5	4	3	2	1	0
						MFA	MFB	OVF
0	0	C)	0	0	0	0	0
						RW	RW	RW
		2	MFA		GRA Match fl	ag		
				() No dire	ction change		
				-	L Match	flag with GRA		
		1	MFB		GRB Match fl	ag		
				(No dire	ction change		
				-	l Match	flag with GRB		
		0	OVF		Counter over	flow flag	·	
				() No dire	ction change	·	
					l Counte	r overflow flag		

Hb" \$9 F 'H]a Yf 'b' +bhYffi dh'9 bUV Y'FY[]ghYf'

The Timer Interrupt Enable register is an 8-bit register.

Each status flag of the timer block can issue the interrupt. To enable the interrupt, write '1' in the corresponding bit in the Tn.IER register.

T0.IER=0x4000_301C, T1.IER=0x4000_303C T2.IER=0x4000_305C, T3.IER=0x4000_307C

7	6		5	4	3	2	1	0
						MAIE	MBIE	OVIE
0	0		0	0	0	0	0	0
						RW	RW	RW
		2	MAIE		GRA Match inter	rupt enable		
					Not effect			
				:	L Enable mat	ch register A inter	rupt	
		1	MBIE		GRB Match interi	rupt enable		
					Not effect			
					L Enable mat	ch register B inter	rupt	
		0	OVIE		Counter overflow	interrupt enable	•	_
					Not effect			
					L Enable cou	nter overflow inte	rrupt	


Embedded in Life

DfcXi WiGdYVJZJWUhjcb % !6]hiHja Yf

: i bWjcbU'8 YgWjdhcb'

HJa Yf 6 Ug]WCdYf Uhjcb

TMCLK in Figure 10-2 is a reference clock for operation of the timer. This clock is divided by the prescaler setting for the counting clock to work. Figure 10-2 shows the starting point of the counter and the ending of the period point of the counter in normal periodic mode.



:][ifY"%\$!&"6Ug]W"GHUFh"UbX"AUHW("CdYfUh]cb"

The period of timer count can be calculated using the following equation:

The period = TMCLK Period * Tn.GRB value.

Match A interrupt time = TMCLK Period * Tn.GRA value.

Embedded in Life


DfcXi WiGdYVJZJWUrjcb % !6]hHja Yf

If the Tn.CR1.UAO bit is '0', the Tn.CR2.TCLR command will initialize all the registers in the timer block and load the GRA and GRB value into the Data0 and Data1 buffer. When you change the timer setting and restart the timer with the new setting, it is recommended that you write the Tn.CR2.TCLR command before the Tn.CR2.TEN command.

The update timing of the Data0 and Data1 buffers in dynamic operation is different in each operating mode and depends on the Tn.CR1.UAO bit.

Bcfa U'DYf]cX]WAcXY

Figure 10-3 shows the timing diagram in normal periodic mode. The Tn.GRB value decides the timer period. One more comparison point is provided with the Tn.GRA register value.



:][i fY'%\$!' 'Bcfa U'DYf]cX]WAcXY'CdYfUf]cb'

The period of timer count can be calculated using the following equation:

The period = TMCLK Period * Tn.GRB value.

Match A interrupt time = TMCLK Period * Tn.GRA value.

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into the internal compare data buffer 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation will load the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal comparison data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated.


The TnIO output signal will be toggled at every Match A condition. If the Tn.GRA is 0 value, the TnIO output does not change its previous level. If Tn.GRA is the same as Tn.GRB, the TnIO output will toggle at the same time as the counter start time. The initial level of the TnIO signal is decided by the Tn.CR1.STARTLVL value.

Embedded in Life

DfcXi WhiGdYWJZJWUhjcb % !6]hiHja Yf

CbY'G\ chAcXY'

Figure 10-4 shows the timing diagram in one shot mode. The Tn.GRB value decides the one shot period. An additional comparison point is provided with Tn.GRA register value.



The period of one shot count can be calculated using the following equation:

The period = TMCLK Period * Tn.GRB value

Match A interrupt time = TMCLK Period * Tn.GRA value


If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal format is the same as PWM mode. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse.

DK A 'H]a Yf 'Ci hdi h91 Ua d'Yg'

Figure 10-5 shows the timing diagram in PWM output mode. The Tn.GRB value decides the PWM pulse period. An additional comparison point is provided with the Tn.GRA register value which defines the pulse width of PWM output.



:][i fY'%\$!) 'DK A 'Ci hdi h'91 Ua d'Y'

The period of PWM pulse can be calculated using the following equation:

The period = TMCLK Period * Tn.GRB value.

Match A interrupt time = TMCLK Period * Tn.GRA value.

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".


The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal generates a PWM pulse. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse. The active level of PWM pulse can be controlled by the Tn.CR1.STARTLVL bit value.


ADC Trigger generation is available at Match A interrupt time.

DK A 'GmbW fcb]nUnjcb': i bWnjcb'

Two PWM outputs are usually used as synchronous PWM signal control. This function is provided with synchronous start function. Figure 10-6 shows the synchronous PWM generation function.



:][ifY'%\$!* '5'91 Uad'Y'cZH]aYf'GmbWlfcb]nUh]cb':ibWh]cb'fGGMB7189492.



:][ifY'%\$!+'5b'9| Uad'Y'cZH]aYf'GmbWlfcb]nUh]cb':ibWh]cb'f7GMB71E9420.

Embedded in Life


DfcXi WiGdYVJZJWUhjcb % !6]hiHja Yf

The Tn.CR1.SSYNC bit controls start synchronization with other timer blocks. The Tn.CR1.CSYCN bit controls clear synchronization with other timer blocks. This bit is only effective if there are at least 2 additional timers with the sync control bits set.

For example, timer0 and timer1 set the SSYNC and CCSYNC bits in each CR1 register; both timers start when one of them is enabled. Both timers will be cleared with a short period match value. However, others are not affected by these 2 timers, and they can be operated independently because their SYNC control bit is 0.

7 Udhi fY'AcXY'

Figure 10-8 shows the timing diagram in Capture mode operation. The TnIO input signal is used for capture pulse. The rising and falling edges can capture the counter value in each capture condition.



:][i fY'%\$!, '7 Udhi fY'AcXY'H]a]b['8]U[fUa

A 5 PCLK clock cycle is required internally. Therefore, the actual capture point is after 5 PCLK clock cycles from the rising or falling edge of the TnIO input signal.


The internal counter can be cleared in various modes. The Tn.CR1.CLRMD field controls the counter clear mode. Rising edge clear mode, falling edge clear mode, both edges clear mode and no clear mode are supported.

Figure 10-8 shows an instance of rising edge clear mode.

587 'Hf][[Yf : i bWh]cb

The Timer module can generate ADC start trigger signals. One timer can be one trigger source of the ADC block. Trigger source control is accomplished by the ADC control register. Figure 10-9 shows the ADC trigger function.

The conversion rate must be shorter than the timer period to prevent occurrence of an overrun situation. ADC acknowledge is not required because the trigger signal will be cleared automatically after 3 PCLK clock pulses.




:][ifY'%\$!- '587 'Hf][[Yf': ibWf]cb'H]a]b['8]U[fUa'

%%: fYY'Fi b'H]a Yf'fl FHL

Cj Yfj]Yk

The FRT block is a 32-bit Free Run Timer. It can be used in Power-down Mode.

- 32-bit up-counter with SOSC, MOSC, LSI
- Matched Interrupt



:][i fY'%4%: FH'6`cW_'8]U[fUa '

FY[]ghYfg

The base address of FRT is 0x4000_0600 and the register map is described in Table 11-1 and Table 11-2.

HUV`Y`%1%6 UgY'5 XXfYgg'cZ7\ UbbY`

B5 A 9 ·	65G9'588F9GG'
FRT	0x4000_0600

:

HUV`Y'%&: FH'FY[]ghYf'AUd'

B5 A 9 ·	C: : G9 H	HMD9	89G7F±DH±CB	F9G9H J5@9
FRT.MR	0x0000	RW	FRT mode register	0x00000000
FRT.CR	0x0004	RW	FRT control register	0x00000000
FRT.PER	8000x0	RW	FRT period match register	0x00000000
FRT.CNT	0x000C	RO	FRT counter register	0x00000000
FRT.SR	0x0010	RW	FRT status register	0x00000000

: FH'AF' : FH'AcXY'FY[]ghYf'

1

0

OVIE

MIE

FRT is a 32-bit up counter. It can be used in Power Down mode when using SUB OSC. The SUB OSC clock is directly connected to FRT. This is an 8-bit register.

FRT.MR=0x4000 0600

							FRI	.MR=0x4000_060
7	6		5	4	3	2	1	0
			CLKSEL			MCD	OVIE	MIE
0	0	()	0	<u>-</u>	0	0	0
		R	w	RW		RW	RW	RW
		5 4	CLKSEL	- - - -	1 Externa	eed Internal Oscil I Oscillator clock cillator clock	•	z)
		2	MCD	_	Counter Match Cl Counter Whenev will be s Counter		matches FRT.PER ng for MF to be c tion is disabled.	leared.

0

1

0

1

Over Flow Interrupt Enable bit

Not effect

Not effect

Match Interrupt Enable bit

Interrupt enabled

Interrupt enabled

An DXYS Company DfcXi WfiGdYWJZJWUfjcb : fYY Fib HJa Yf fl FHL

: FH7F": FH7cblfc"FY[]ghYf"

The FRT Control Register is an 8-bit register.

FRT.CR=0x4000_0604

7	6	5	4	3	2	1	0
				RREQ	CLR	HOLD	EN
0	0	0	0	0	0	0	0
				RW	wo	RW	RW

3	RREQ	FRT Counter read request bit
		0 No action
		1 Request to read FRTn.CNT
		(cleared when CNTACK(FSR[1]) is high)
2	CLR	FRT Counter register clear bit
		0 No action
		1 Clear the counter
1	HOLD	FRT Counter register hold bit
		0 No action
		1 Hold the counter
0	EN	FRT enable bit
		0 FRT Disabled
		1 FRT Enabled

: FH'D9F' : FH'DYf]cX'AUNN 'FY[]ghYf'

The FRT Period Match Register is a 32-bit register.

FRT.PER=0x4000_0608

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PERIOD																														
	0x0000_0000																														
	RW																														

32	PERIOD	FRT Period Match Data	
0			

An Dixys Company Dfc Xi WiGdYWJZJWUhjcb': fYY'Fi b'Hja Yf'fl FHL'

: FH7BH : : FH7ci bh/f FY[]gh/f

The FRT Counter Register is a 32-bit register.

FRT.CNT=0x4000_060C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															CNT															
														0>	(0000_0	00														
	RO																													
									32	<u></u>	NT				FRT	^oun	ter													
									_	C	V 1				1101	Journ	itt													

: FH'GF: FH'GhUhi g'FY[]ghYf'

The FRT Status Register is an 8-bit register.

FRT.SR=0x4000_0610

7	6		5	4	3	2	1	0				
						RACK	OVF	MF				
0	0	•	0	0	0	0	0	0				
						WC1	WC1	WC1				
		2	RACK	R	Read Counter Acknowledge bit							

		0	Not ready to read CNT value
		1	Ready to read CNT value
1	OVF	Ove	erFlow Interrupt flag bit
		0	Overflow interrupt did not occur
		1	Overflow interrupt occurred
0	MF	Inte	errupt flag bit
		0	Match interrupt did not occur.
		1	Match Interrupt occurred
			In Counter Match Clear mode, this bit should be cleared
			for restarting the counter.


: i bWjcbU'8 YgWjdhjcb'

The Free Run Timer has two types of interrupts – overflow and match interrupts.

AUW ⇒bhYffi dhCdYfUn]cb

The match interrupt timing diagram is shown in Figure 11-2. FRT.MR.MIE should be set as '1' for using the match-interrupt.


The FRT clock starts the FRT counter after FRT.CR.EN is '1'. Interrupt and wakeup signals occur when the counter is matched with the value of FRT.PER. The 'interrupt' signal might be delayed by a maximum of 2 system clocks and the 'wakeup' signal might be delayed by a maximum of (1 clk + 2 frt_clk).



:][ifY`%%&`AUHW\`=bHYffidh`CdYfUh]cb`H]a]b[`8]U[fUa`

Cj YfZck '=bhYffi dh'CdYfUh]cb'

The overflow interrupt timing diagram is shown in Figure 11-3. The overflow-interrupt operation is similar to the match interrupt operation. The overflow interrupt is started to set when the FRT counter matches 0xFFFFFFF.



:][ifY'%%' 'H]a]b['8]U[fUa ']b'CjYfZck '=bhYffidhCdYfUh]cb'

An DIXYS company DfcXi WiGdYW[Z]WUh]cb I 5 FH

%&"I b]j YfgU 5 gmbW fcbci g FYWY]j Yf#HfUbga]HYf fl 5 FHL


Cj Yfj]Yk

2-channel Universal Asynchronous Receiver/Transmitter (UART) modules are provided. The UART operation status including error status can be read from status register. The prescaler, which generates proper baud rate, exists for each UART channel. The prescaler can divide the UART clock source which is PCLK, from 1 to 65535. The baud rate is generated by the clock which is internally divided by 16 of the prescaled clock and 8-bit precision clock tuning function.

Programmable interrupt generation function helps control communication via the UART channel.

- Compatible with 16450
- Standard asynchronous control bit (start, stop, and parity) configurable
- Programmable 16-bit fractional baud generator
- · Programmable serial communication
 - 5-, 6-, 7,- or 8- bit data transfer
 - Even, odd, or no-parity bit insertion and detection
 - 1-, 1.5,- or 2-stop bit-insertion and detection
- 16-bit baud rate generation with 8-bit fraction control
- · Hardware inter-frame delay function
- Stop bit error detection
- Detail status register

Bch. You must set the MCCR4 Register in the SCU before using the UART!



:][i fY'%&!%6 `cW_'8]U[fUa `

HUV Y % !! % 91 HYfbU 'G][bU '

89G7F±DH+CB

UART Channel 0 transmit output

UART Channel 0 receive input

UART Channel 1 transmit output

UART Channel 1 receive input

D]b'8 YgW]dh]cb'

D=B'B5A9'

TXD0

RXD0

TXD1

RXD1

HMD9

0

0

FY[]ghYfg

The base address of UART is 0x4000_8000 and the register map is described in Table 12-2 and Table 12-3.

HUV Y %& & 6 UgY 5 XXf Ygg c Z9 UW Dcfh

B5 A 9 ·	65G9'588F9GG'
U0	0x4000_8000
U1	0x4000_8100


HUV Y '%&!' I 5 FH FY[]ghYf 'A Ud'

B5 A9 ·	C: : G9 H	HMD9	89G7F±DH±CB	F9G9H J5@9
Un.RBR	0x00	R	Receive Data Buffer Register	0x00
Un.THR	THR 0x00 W Transm		Transmit Data Hold Register	0x00
Un.IER	0x04	RW	Interrupt Enable Register	0x00
Un.IIR	0x08	R	Interrupt ID Register	0x01
-	0x08	-	Reserved	-
Un.LCR	0x0C	RW	Line Control Register	0x00
Un.DCR	Un.DCR 0x10 RW		Data Control Register	
Un.LSR	0x14	R	Line Status Register	0x00
-	0x18	ı	Reserved	-
Un.SCR	0x1C	RW	Scratch Pad Register	0x00
Un.BDR	0x20	RW	Baud rate Divisor Latch Register	0x0000
Un.BFR 0x24 RW		Baud rate Fractional Counter Value	0x00	
Un.IDTR	0x30	RW	Inter-frame Delay Time Register	0x80

I b'F6F'FYWY]j Y'6i ZZYf'FY[]ghYf'

The UART Receive Buffer register is an 8-bit read-only register. Received data is read out from this register. The maximum length of data is 8 bits. The last data received will be maintained in this register until a new byte is received.

U0.RBR=0x4000 8000, U1.RBR=0x4000 8100




An DXYS company DfcXi WhiGdYWJZWUjcb I 5 FH'

I b"H<F"HfUbga]h8 UHJ'<c"X"FY[]ghYf"

The UART Transmit Data Hold register is an 8-bit write-only register. The data for transmit can be stored in this register. But the write data cannot be read from this register. The data which is written in the Un.THR register will be transferred into the Transmit Shifter register whenever the Transmit Shifter register is empty.

U0.THR=0x4000_8000, U1.THR=0x4000_8100



Ib"9FI5FH*bh/ffidh'9bUV`Y'FY[]gh/ff

The UART Interrupt Enable register is an 8-bit register.

U0.IER=0x4000_8004, U1.IER=0x4000_8104


7	6	5	4	3	2	1	0
-	-			-	RLSIE	THREIE	DRIE
0	0	0	0	0	0	0	0
					RW	RW	RW

2	RLSIE	Receiver line status interrupt enable
		0 Receive line status interrupt is disabled.
		1 Receive line status interrupt is enabled
1	THREIE	Transmit holding register empty interrupt enable
		O Transmit holding register empty interrupt is disabled
		1 Transmit holding register empty interrupt is enabled
0	DRIE	Data receive interrupt enable
		0 Data receive interrupt is disabled
		1 Data receive interrupt is enabled

An DXYS company DfcXi WhiGdYWJZWUjcb I 5 FH'

I b"=F` I 5 FH"=bhYffi dhi=8 'FY[]ghYf'

The UART Interrupt ID register is an 8-bit register.



18	RLS	Receiver line status flag (Error)							
17	THRE	Transmit holding register empty flag							
16	DR	Data receive interrupt flag							
4	TXE	Interrupt source ID							
		See interrupt source ID table							
3	IID	Interrupt source ID							
1		See interrupt source ID table							
0	IPEN	Interrupt pending bit							
		0 Interrupt is pending							
		1 No interrupt is pending.							

The UART supports 3-priority interrupt generation and the Interrupt Source ID register shows one interrupt source which has the highest priority among pending interrupts. The priority is defined as:

- Receive line status interrupt
- Receive data ready interrupt/ Character timeout interrupt
- · Transmit hold register empty interrupt

HUV`Y'%&!('=bhYffi dh'=8 'UbX'7 cblfc`'

Df]cf]lm	HL9	=	3 .	± D9 B		=bhYffidhiGcifWYg	
•	6]h(·	6]h&	6]h%	6]h\$	⇒bhYffidhi	=bhYffidhï7cbX]h]cb	=bhYffi dh7`YUf`
-	0	0	0	1	None	-	-
1	0	1	1	0	Receiver Line Status	Overrun, Parity, Framing or Break Error	Read LSR register
2	0	1	0	0	Receiver Data Available	Receive data is available.	Read receive register or read IIR register
3	0	0	1	Transmitter 0 Holding Register Transr Empty		Transmit buffer empty	Write transmit hold register or read IIR register
4	1	Х	Х	Х	Transmitter Register Empty	Transmit register empty	Write transmit hold register or read IIR register

I b"@7F'I 5FH'@|bY'7cblfc``FY[]ghYf'

The UART Line Control register is an 8-bit register.

U0.LCR=0x4000 800C, U1.LCR=0x4000 810C

6 BREAK When this bit is set, TxD pin will be driven at low state in order to not the alert to the receiver. 0 Normal transfer mode 1 Break transmit mode 5 STICKP Force parity and it will be effective when PEN bit is set. 0 Parity stuck is disabled 1 Parity stuck is enabled and parity always the bit of PARITY. 4 PARITY Parity mode selection bit and stuck parity select bit 0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 6 bit data	7	6	5	4	3	2	1	0		
RW RW RW RW RW RW RW RW RW 6 BREAK When this bit is set, TxD pin will be driven at low state in order to not the alert to the receiver. 0 Normal transfer mode 1 Break transmit mode 5 STICKP Force parity and it will be effective when PEN bit is set. 0 Parity stuck is disabled 1 Parity stuck is enabled and parity always the bit of PARITY. 4 PARITY Parity mode selection bit and stuck parity select bit 0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 6 bit data		BREAK	STICKP	PARITY	PEN	STOPBIT	DLEN	[1:0]		
6 BREAK When this bit is set, TxD pin will be driven at low state in order to not the alert to the receiver. 0 Normal transfer mode 1 Break transmit mode 5 STICKP Force parity and it will be effective when PEN bit is set. 0 Parity stuck is disabled 1 Parity stuck is enabled and parity always the bit of PARITY. 4 PARITY Parity mode selection bit and stuck parity select bit 0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 6 bit data	0	0	0	0	0	0	0	0		
the alert to the receiver. O Normal transfer mode		RW	RW	RW	RW	RW	RW	RW		
Force parity and it will be effective when PEN bit is set. 0 Parity stuck is disabled 1 Parity stuck is enabled and parity always the bit of PARITY. 4 PARITY Parity mode selection bit and stuck parity select bit 0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 6 bit data		6	BREAK	the alert t	o the receiver. rmal transfer mo	de	at low state in order to notice			
1 Parity stuck is enabled and parity always the bit of PARITY. 4 PARITY Parity mode selection bit and stuck parity select bit 0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 6 bit data		5	STICKP	Force pari	y and it will be e	ffective when PEI	N bit is set.			
0 Odd parity mode 1 Even parity mode 3 PEN Parity bit transfer enable 0 The parity bit disabled 1 The parity bit enabled 2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 0 1 6 bit data			PARITY	1 Pa	rity stuck is enabl	ed and parity alw	•			
Pen Parity bit transfer enable The parity bit disabled The parity bit enabled STOPBIT The number of stop bit followed by data bits. O 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added DLEN The data length in one transfer word. O 5 bit data O 6 bit data		_	TAMIT	0 00	d parity mode	ia stack parity sc	Hect bit			
2 STOPBIT The number of stop bit followed by data bits. 0 1 stop bit 1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 01 6 bit data		3	PEN	Parity bit t	ransfer enable e parity bit disab					
1 1.5 / 2 stop bit In case of 5 bit data case, 1.5 stop bit is added. In case of 6,7 bit data, 2 stop bit is added 1 DLEN The data length in one transfer word. 0 5 bit data 01 6 bit data			STOPBIT	The numb	er of stop bit follo		i.			
1 DLEN The data length in one transfer word. 0 5 bit data 01 6 bit data				1 1.5 In	5 / 2 stop bit case of 5 bit data		oit is added. In case of 6,7 or 8			
01 6 bit data		1	DLEN							
		C	1							

Parity bit will be generated according to bit 3,4,5 of Un.LCR register. Table 12-5 shows the variation of parity bit generation.

HUV'Y'%&!) '=bhYffi dhi=8 'UbX'7 cblfc'

GH-₹?D D5F±H		D9B	D Uf]lmi [·]
Х	X	0	No Parity
0	0	1	Odd Parity
0	1	1	Even Parity
1	0	1	Force parity as "1"
1	1	1	Force parity as "0"


I b'87F'I 5FH'8 UtU7cblfc``FY[]ghYf'

The UART Data Control register is an 8-bit register. The inversion function of Tx or Rx data line, is controlled by this Un.DCR register. When the corresponding bit is set to 1, the data line of Tx or RX signal will be inverted.

U0.DCR=0x4000_8010, U1.DCR=0x4000_8110

7	6	5	4	3	2	1	0
			LBON	RXINV	TXINV		
0	0	0	0	0	0	0	0
			RW	RW	RW		

4	LBON	Local	loopback test mode enable
		0	Normal mode
		1	Local loopback mode (TxD connected to RxD internally)
3	RXINV	Rx Da	ata Inversion Selection
		0	Normal RxData Input
		1	Inverted RxData Input
2	TXINV	Tx Da	ata Inversion Selection
		0	Normal TxData Output
		1	Inverted TxData Output



:][i fY'%&!&'8 UHJ'=bj Yfg]cb'7 cblfc``8]U[fUa '

An DXYS Company DfcXi WfiGdYWJZWUjcb I 5 FH'

Ib"@GF'I5FH'@jbY'GhUhig'FY[]ghYf'

The UART Line Status register is an 8-bit register.

U0.LSR=0x4000 8014, U1.LSR=0x4000 8114

7	6	5	4	3	2	1	0
-	TEMT	THRE	ВІ	FE	PE	OE	DR
0	1	1	0	0	0	0	0
	R	R	R	R	R	R	R

6	TEMT	Transmit empty.
		O Transmit register has the data is now transferring
		1 Transmit register is empty.
5	THRE	Transmit holding empty.
		O Transmit holding register is not empty.
		1 Transmit holding register empty
4	BI	Break condition indication bit
		0 Normal status
		1 Break condition is detected
3	FE	Frame Error.
		0 No framing error.
		1 Framing error. The receive character did not have a valid
		stop bit
2	PE	Parity Error
		0 No parity error
		1 Parity error. The receive character does not have correct
		parity information.
1	OE	Overrun error
		0 No overrun error
		1 Overrun error. Additional data arrives while the RHR is full
0	DR	Data received
		0 No data in receive holding register.
		1 Data has been received and is saved in the receive holding
		register

This register provides the status of data transfers between Transmitter and Receiver. Users can get the line status information from this register and can handle the next process. Bits 1,2,3,4 will raise the line status interrupt when the RLSIE bit in the Un.IEN register is set. Other bits can generate its interrupt when its interrupt enable bit in the Un.IEN register is set.


An DIXYS Company DfcXi WfiGdYWJZWUjcb I 5 FH

I b'68F'6Ui X'FUhY'8]j]gcf'@UhV(FY[]ghYf'

The UART Baud Rate Divisor Latch register is a 16-bit register.

Bch. Make sure the UART clock is set in MCCR4.

U0.BDR=0x4000_8020, U1.BDR=0x4000_8120



To establish communication with the UART channel, the baud rate should be set properly. The programmable baud rate generator is provided to give from 1 to 65535 divider number. The 16-bit divider register (UnBDR) should be written for the expected baud rate UART $_{clock}$ gets from MCCR4.

The baud rate calculation formula is shown in the following equation:

$$BDR = \frac{UART_{clock}}{16 \times BaudRate}$$

For a UART_{clock} speed of 40 MHz, the divider value and error rate is listed in Table 12-6.

HUV`Y'%&!* '91 Ua d`Y'cZ6 Ui X'FUhY'7 U'W` `Uh]cb'fk]h\ ci h6 : FŁ'

	I 5 FH _{WcW_} 1(\$`A < n`											
6 Ui X'fUhY'	8]j]XYf ·	9ffcf'fl Ł										
1200	2083	0.02%										
2400	1041	0.06%										
4800	520	0.16%										
9600	260	0.16%										
19200	130	0.16%										
38400	65	0.16%										
57600	43	0.94%										
115200	21	3.34%										

An IXYS Company DfcXi WfiGdYWJZWUrjcb I 5 FH

I b'6: F'6 Ui X'FUhY': fUWf]cb'7 ci bhYf'FY[]ghYf'

The Baud Rate Fraction Counter register is an 8-bit register.

U0.BFR=0x4000_8024, U1.BFR=0x4000_8124

7	6	5	4	3	2	1	0
			BFR				
			0x00)			
			RW				
		7 BFR	Fra	ctions counter	value.		
		0	0	Fraction cou	ınter is disabled		
			N			raction compensition is incremented by	

HUV'Y'%&!+'91 Ua d'Y'cZ6 Ui X'FUHY'7 U'W' 'Ut]cb'

	I5FH _{WcW} :1(\$A <n< th=""></n<>											
6 Ui X'fUHY'	8]j]XYf ·	: 7 BH	9ffcf'fl Ł									
1200	2083	85	0.00%									
2400	1041	170	0.00%									
4800	520	213	0.00%									
9600	260	106	0.00%									
19200	130	53	0.00%									
38400	65	262	0.00%									
57600	43	103	0.00%									
115200	21	179	0.01%									

FCNT = Float * 256

The FCNT value is calculated using the equation above. For example, when the target baud rate is 4800 bps and $UART_{clock}$ is 40MHz, the BDR value is 520.8333. The integer number 520 should be the BDR value and the floating number 0.8333 will result in the FCNT value of 213, as shown below:

FCNT = 0.8333 * 256 = 213.3333, so the FCNT value is 213.

The 8-bit fractional counter will count up by FCNT value every (baud rate)/16 periods and when the fractional counter overflows, the divisor value increments by 1. Therefore, this period will be compensated. In the next period, the divisor value will return to the original set value.

An IXYS Company DfcXi WfiGdYWJZWUrjcb I 5 FH

I b"=8 HF =bhYf!ZtUa Y'8 Y'UmH]a Y'FY[]ghYf'

The UART Inter-frame Time register is an 8-bit register. A dummy delay can be inserted between two continuous transmits.

U0.IDTR=0x4000_8030, U1.IDTR=0x4000_8130

7	6		5	4	3	2	1	0							
SMS	DMS						WAITVAL								
1	0		0	0	0	-	000								
RW	RW						RW								
		7	SMS		Start Bit Multi sar										
				(ling is disable for t L6 baud rate for t	r start bit, Single s the start bit	ample will be							
				1	Multi sampling is enabled for start bit. Sampl times at 7/16, 8/16 and 9/16 baud rate. Domi 3 samples will be selected for the start bit										
		6	DMS		Data Bit Multi san	npling enable									
				(ling is disable for t L6 baud rate for t	r data bit, Single s the data bit	ample will be							
			Multi sampling is enabled for data bit. Samplin times at 7/16, 8/16 and 9/16 baud rate. Doming 3 samples will be selected for the data bit												
		2	WAIT	VAL \	Wait time is decided by this value										
		0				Wait Time $=\frac{1}{2}$	WAITVAL BAUDRATE								


: i bWjcbU'8 YgWjdhcb'

The UART module is compatible with 16450 UART. Additionally, fractional baud rate compensation logic is provided. This module does not have an internal FIFO block. Therefore, data transfer will establish interactive support.

FYWY]j Yf 'GUa d`]b['H]a]b['

The UART operates per the following timing:

If the falling edge is on the receive line, UART judges it as the start bit. From the start timing, UART oversamples 16 times of 1-bit and detects the bit value at the 7th sample of 16 samples.



:][i fY'%&!' 'GUa d`]b['H]a]b['cZI 5 FH'FYWY]j Yf'

Bch. It is recommended to enable debounce settings in the PCU block to reinforce the immunity of external glitch noise.


Hf Ubga]HYf

The transmitter's function is to transmit data. The start bit, data bits, optional parity bit, and stop bit are serially shifted, with the least significant bit first. The number of data bits is selected in the DLAN[1:0] field in the Un.LCR register.

The parity bit is set according to the PARITY and PEN bit field in the Un.LCR register. If the parity type is even, then the parity bit depends on the one bit sum of all data bits. For odd parity, the parity bit is the inverted sum of all data bits.

The number of stop bits is selected in the STOPBIT field in the Un.LCR register.

An example of transmit data format is shown in Figure 12-4.




:][i fY'%&!('HfUbga]h8 UHJ': cfa Uh9 I Ua d'Y'

An DIXYS company DfcXi WhiGdYWJZWUjcb I 5 FH

±bh/f!ZtUa Y'8 Y`UmHtUbga]gg]cb


The inter-frame delay function allows the transmitter to insert an Idle state on the TXD line between two characters. The width of the Idle state is defined in the WAITVAL field in the Un.IDTR register. When this field is set to 0, no time-delay is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted character during the number of bit periods defined in the WATIVAL field.



: |[i fY'%&!) '=bhYf!ZtUa Y'8 Y`UmiH]a |b['8 |U[fUa '

HfUbga]hi=bhYffi dhi

The transmit operation creates interrupt flags. When the Transmitter Holding register is empty, the THRE interrupt flag will be set. When the Transmitter Shifter register is empty, the TXE interrupt flag will be set. Users can select which interrupt timing is best for the application.




:][i fY'%&!* 'HfUbga]hi=bhYffi dhH]a]b['8]U[fUa '

% "GYf]U'DYf]d\ YfU'=bHYfZJWY'fGD=L'

Cj Yfj]Yk

One-channel serial interface is provided for synchronous serial communications with external peripherals. The SPI block supports Master and Slave modes. Four signals are used for SPI communication – SS, SCK, MOSI, and MISO.

- Master or Slave operation
- Programmable clock polarity and phase
- 8, 9, 16, 17-bit wide transmit/receive register
- 8, 9, 16, 17-bit wide data frame
- Loop-back mode
- Programmable start, burst, and stop delay time



:][i fY'% !%6 `cW_'8]U[fUa `

D]b'8 YgW]dh]cb'

HUV'Y'% !%91 HYfbU'D]bg'

D=B'B5A9'	HMD9	89G7F=DH+CB
SS	I/O	SPI Slave select input / output
SCK	I/O	SPI Serial clock input / output
MOSI	I/O	SPI Serial data (Master output, Slave input)
MISO	I/O	SPI Serial data (Master input, Slave output)

FY[]ghYfg

The base address of SPI is 0x4000_9000 and the register map is described in Table 13-2 and Table 13-3.

HUV'Y'%!&'GD=6 UgY'5 XXfYgg'

B5 A9 ·	65G9588F9GG
SPI	0x4000_9000

HUV'Y'%!' 'GD=FY[]ghYf'AUd'

B5 A9 .	C:: G9 H	HMD9	89G7F±DH±CB	F9G9H'J5@9'
SP.TDR	0x00	W	SPI Transmit Data Register	-
SP.RDR	0x00	R	SPI Receive Data Register	0x000000
SP.CR	0x04	RW	SPI Control Register	0x001020
SP.SR	0x08	RW	SPI Status Register	0x000006
SP.BR	0x0C	RW	SPI Baud rate Register	0x0000FF
SP.EN	0x10	RW	SPI Enable register	0x000000
SP.LR	0x14	RW	SPI delay Length Register	0x010101


GD.H8 F GD=HfUbga]h8 UHJFY[]ghYf

d in Life

An **IXYS** Company

SP.TDR is a 17-bit read/write register. It contains serial transmit data.

SP.TDR=0x4000_9000



16	TDR	Transmit Data Register
0		

GD.F8F'GD=FYWY]jY'8UhU'FY[]ghYf'

SP.RDR is a 17-bit read/write register. It contains serial receive data.

SP.RDR=0x4000_9000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															RDR																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0x00000																
																							RW								

16	RDR	Receive Data Register
0		

GD.7 F · · GD=7 cblfc · · F Y[]ghYf ·

SP.CR is a 20-bit read/write register and can be set to configure SPI operation mode.

SP.CR=0x4000_9004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											TXBC	RXBC			SSCIE	TXIE	RXIE	SSMOD	SSOUT	TBE	SSMARK	SSMO	SSPOL			MS	MSBF	СРНА	CPOL	-5-14	BITSZ
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
											RW	RW			RW	RW	RW	RW	W.	RW W	RW	RW	RW			RW	ΚW	ΚW	ΚW	i	Š.

		I I
20	TXBC	Tx buffer clear bit.
		0 No action
		1 Clear Tx buffer
19	RXBC	Rx buffer clear bit
		0 No action
		1 Clear Rx buffer
16	SSCIE	SS Edge Change Interrupt Enable bit.
		0 nSS interrupt is disabled.
		nSS interrupt is enabled for both edges (L→H, H→L)
15	TXIE	Transmit Interrupt Enable bit.
		0 Transmit Interrupt is disabled.
		1 Transmit Interrupt is enabled.
14	RXIE	Receive Interrupt Enable bit
		0 Receive Interrupt is disabled.
		1 Receive Interrupt is enabled.
13	SSMOD	SS Auto/Manual output select bit.
		0 SS output is not set by SSOUT (SP.CR[12]).
		- SS signal is in normal operation mode.
		1 SS output signal is set by SSOUT.
12	SSOUT	SS output signal select bit.
		0 SS output is 'L.'
		1 SS output is 'H'.
11	LBE	Loop-back mode select bit in master mode.
		0 Loop-back mode is disabled.
		1 Loop-back mode is enabled.
10	SSMASK	SS signal masking bit in slave mode.
		0 SS signal masking is disabled.
		- Receive data when SS signal is active.
		1 SS signal masking is enabled.
		- Receive data at SCLK edges. SS signal is ignored.
9	SSMO	SS output signal select bit.
		0 SS output signal is disabled.
		1 SS output signal is enabled.
8	SSPOL	SS signal Polarity select bit.
		0 SS signal is Active-Low.
		1 SS signal is Active-High.
5	MS	Master/Slave select bit.
		O SPI is in Slave mode.
		1 SPI is in Master mode.
4	MSBF	MSB/LSB Transmit select bit.
		0 LSB is transferred first.
	00114	1 MSB is transferred first.
3	СРНА	SPI Clock Phase bit.

	<u> </u>	O Sampling of data occurs at odd edges (1,3,5,,15).
		1 Sampling of data occurs at even edges (2,4,6,,16).
2	CPOL	SPI Clock Polarity bit.
		0 Active-high clocks selected.
		1 Active-low clocks selected.
1	BITSZ	Transmit/Receive Data Bits select bit.
		00 8 bits
		01 9 bits
		10 16 bits
0		11 17 bits

CPOL=0, CPHA=0: data sampling at rising edge, data changing at falling edge CPOL=0, CPHA=1: data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=0: data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=1: data sampling at rising edge, data changing at falling edge

GD.GF `GD=GHUhigFY[]ghYf

SP.SR is a 10-bit read/write register. It contains the status of SPI interface.

_													S	P.SR=0x40	9008
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									SSDET	NOSS	OVRF	UDRF	TXIDLE	TRDY	RRDY
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
									RC1	RC1	RC1	RC1	R	R	R
			6	SSDET	Th	e rising	or falling	g edge of	SS signa	l Detect	flag.				
					0	SS e	dge is no	t detecte	ed.						
					1	SS e	dge is de								
									leared w	hen it is	written	as "0".			
			5	SSON			tatus fla								
					<u>0</u> 1		gnal is ir								
			4	OVRF			gnal is a verrun E								
			4	OVINI	0				r is not d	letected					
					1				r is dete		•				
							- Th	is bit is c	leared b	y writing	g or read	ing SP.RE	DR.		
			3	UDRF	Tr	ansmit (Inderrur	Error fla	ig.						
					0	Tran	smit Und	derrun is	not occu	ırred.					
					1	Tran			occurred						
									leared b	y writing	g or read	ing SP.TD	R.		
			2	TXIDLE				Operatio							
					<u>0</u> 1		s transm s in IDLE	itting da	ta						
			1	TRDY				state. pty flag.							
			1	וטאו	0			fer is bus							
					1			fer is rea	•						
					_				leared b	y writing	g data to	SP.TDR.			
			0	RRDY	Re	ceive bu	ıffer Rea				-				
					0			er has no	data.						
					1	Rece	ive buff	er has da	ta.						
							- Th	is bit is c	leared b	y writing	g data to	SP.RDR.			

$GD.6 F \cdot \cdot \cdot GD = 6 Ui X \cdot F Uh Y \cdot F Y[] gh Yf \cdot$


SP.BR is a 16-bit read/write register. The baud rate can be set by writing to the register.

				Ü					,	Ü	J		Si	P.BR=0x4	000_9000
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							В	R							
							0x0	OFF							
							R	w							
	15 BR Baud rate setting bits														
						Baud Ra	te = PCLk	(/ (BR +	1)						
			0		(BR m	nust be b	igger tha	an "0", B	R >= 2)						

GD.9B GD=9bUVYFY[]ghYf

SP.EN is a bit read/write register. It contains the SPI enable bit.

SP.EN=0x4000_9010



U	ENABLE	SPI Enable bit
		0 SPI is disabled.
		- SP.SR is initialized by writing "0" to this bit but other registers aren't
		initialized.
		1 SPI is enabled.
		- When this bit is written as "1", the dummy data of transmit buffer will be
		shifted. To prevent this write data to SPTDR hefore this hit is active


GD.@F``GD=8 Y`Um'@/b[h\`FY[]ghYf`

SP.LR is a 24-bit read/write register. It contains start, burst, and stop length values.

SP.LR=0x4000_9014

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											SI	PL							В	TL							S	TL			
0	0	0	0	0	0	0	0		0x01			0x01										0x	01								
											R	W							R	w							R	w			

23	SPL	StoP Length value
16		0x01 ~ 0xFF : 1 ~ 255 SCLKs. (SPL ≥ 1)
15	BTL	BursT Length value
8		0x01 ~ 0xFF : 1 ~ 255 SCLKs. (BTL ≥ 1)
7	STL	STart Length value
0		0x01 ~ 0xFF : 1 ~ 255 SCLKs. (STL ≥ 1)



:][i fY'% !&'GD=K Uj Y'Zcfa 'fGH@6 H@UbX'GD@L

: i bWjcbU'8 YgWjdhcb'

The SPI Transmit block and Receive block share the Clock Gen block but they are independent of each other. The Transmit and Receive blocks have double buffers and SPI is available for back to back transfer operation.


GD=H]a]b[

The SPI has four modes of operation. These modes essentially control the way data is clocked in or out of an SPI device. The configuration is done by two bits in the SPI control register (SP.CR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock. The clock phase (CPHA) control bit selects one of the two fundamentally different transfer formats. To ensure proper communication between master and slave, both devices have to run in the same mode. This can require a reconfiguration of the master to match the requirements of different peripheral slaves.


The clock polarity has no significant effect on the transfer format. Switching this bit causes the clock signal to be inverted (active high becomes active low and idle low becomes idle high). The settings of the clock phase, however, select one of two different transfer timings, which are described in further detail in the next two chapters. Because the MOSI and MISO lines of the master and the slave are directly connected to each other, the diagrams show the timing of both devices – master and slave. The nSS line is the slave select input of the slave. The nSS pin of the master is not shown in the diagrams. It has to be inactive by a high level on this pin (if configured as input pin) or by configuring it as an output pin.

The timing of an SPI transfer where CPHA is zero is shown in Figure 13-3 and Figure 13-4. Two wave forms are shown for the SCK signal – one for CPOL equals zero and another for CPOL equals one.

When the SPI is configured as a slave, the transmission starts with the falling edge of the /SS line. This activates the SPI of the slave and the MSB of the byte stored in its data register (SP.TDR) is output on the MISO line. The actual transfer is started by a software write to the SP.TDR of the master. This causes the clock signal to be generated. In cases where the CPHA equals zero, the SCLK signal remains zero for the first half of the first SCLK cycle. This ensures that the data is stable on the input lines of both the master and the slave. The data on the input lines is read with the edge of the SCLK line from inactive to active state. The edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one) causes the data to be shifted one bit further so that the next bit is output on the MOSI and MISO lines.



:][i fY'%!' 'GD='HfUbgZYf'H]a]b['%#('ff' D<51\$z\center{5} DC @1\$z\center{2} A G6: 1\$\text{L}'




:][i fY'%!('GD=HfUbgZYf'H]a]b['8#('ff' D<51\$z7 DC @1%zA G6:1%L'


The timing of an SPI transfer where CPHA is 1, is shown in Figure 13-5 and Figure 13-6. Two wave forms are shown for the SCLK signal – one for CPOL equals zero and another for CPOL equals one.

Similar to the previous cases, the falling edge of the nSS lines selects and activates the slave. Compared to the previous cases, where CPHA equals zero, the transmission is not started and the MSB is not output by the slave at this stage. The actual transfer is started by a software write to the SP.TDR of the master which causes the clock signal to be generated. The first edge of the SCLK signal from its inactive to its active state (rising edge if CPOL equals zero and falling edge if CPOL equals one) causes both the master and the slave to output the MSB of the byte in the SP.TDR.

As shown in Figure 13-3 and Figure 13-4, there is no delay of half a SCLK-cycle. The SCLK line changes its level immediately at the beginning of the first SCLK-cycle. The data on the input lines is read with the edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one). After eight clock pulses, the transmission is completed.



:][i fY'%!) 'GD=HfUbgZYf'H]a]b['' # 'ff' D<51%27 DC @ \$\tilde{z}A G6: 1\$\tilde{L}




:][i fY'%!* 'GD=HfUbgZYf 'H]a]b['(#, 'f7' D<51%27 DC @1%2A G6:1%L'

% "= 7 = bhyf**z.w**

Cj Yfj]Yk

The Inter-Integrated Circuit (I^2C) bus serves as an interface between the microcontroller and the serial I^2C bus. It provides two wires, serial bus interface to a large number of popular devices and allows parallel-bus systems to communicate bidirectionally with the I^2C -bus. Features include:

- Master and slave operation
- Programmable communication speed
- Multi-master bus configuration
- 7-bit addressing mode
- Standard data rate of 100/400 KBps
- STOP signal generation and detection
- START signal generation
- ACK bit generation and detection



:][i fY'% !%"="7 '6 cW_'8]U[fUa '

D]b'8 YgW]dh]cb'

HUV`Y'% !%=37 '=bHYfZUWY'91 HYfbU'D]bg'

D=B'B5A9'	HMD9	89G7F±DH±CB
SCL	I/O	I ² C channel Serial clock bus line (open-drain)
SDA	I/O	I ² C channel Serial data bus line (open-drain)

FY[]ghYfg

The base address of I²C is 0x4000_A000. The register map is described in Table 14-2 and Table 14-3.

HUV`Y`%(!&: \$7 '+bhYfZUWY'6 UgY'5 XXfYgg'

B5 A 9 ·	65G9'588F9GG'
I ² C	0x4000_A000


HUV`Y`%(!' '="7 'FY[]ghYf'AUd'

B5 A 9 ·	C:: G9 H	HMD9 .	89G7F=DH=CB	F9G9H [°] J5 @ 9 °
IC.DR	0x00	RW	I ² C Data Register	0xFF
IC.SR	80x0	R, RW	I ² C Status Register	0x00
IC.SAR	0x0C	RW	I ² C Slave Address Register	0x00
IC.CR	0x14	RW	I ² C Control Register	0x00
IC.SCLL	0x18	RW	I ² C SCL LOW duration Register	0xFFFF
IC.SCLH	0x1C	RW	I ² C SCL HIGH duration Register	0xFFFF
IC.SDH	0x20	RW	I ² C SDA Hold Register	0x7F

3 '8 F ' ≜7 '8 UHJ F Y[]gHYf '

IC.DR is an 8-bit read/write register. It contains a byte of serial data to be transmitted or a byte which has just been received.

IC.DR=0x4000_A000



7 DR The most recently received data or data to be transmitted.
0

=7 "GF" = 67 "GHUhi g"FY[]ghYf"

IC.SR is an 8-bit read/write register. It contains the status of I²C bus interface. Writing to the register clears the status bits.

IC.SR=0x4000_A008

7	7 6		4	3	2	1	0	
GCALL	TEND	STOP	SSEL	MLOST	BUSY	TMODE	RXACK	
0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	

7	GCALL	General call flag
		0 General call is not detected.
		General call detected or slave address (ID byte) was sent.
6	TEND	1 Byte transmission complete flag
		O The transmission is working or not completed.
		1 The transmission is completed.
5	STOP	STOP flag
		0 STOP is not detected.
		1 STOP is detected.
4	SSEL	Slave flag
		O Slave is not selected.
		1 Slave is selected.
3	MLOST	Mastership lost flag
		0 Mastership is not lost.
		1 Mastership is lost.
2	BUSY	BUSY flag
		0 I ² C bus is in IDLE state.
		1 I ² C bus is busy.
1	TMODE	Transmitter/Receiver mode flag
		0 Receiver mode.
		1 Transmitter mode.
0	RXACK	Rx ACK flag
		0 Rx ACK is not received.
		1 Rx ACK is received.

Embedded in Life

An DIXYS Company

Dfc Xi WiGdYVJZJWU-jcb' =87 '=blYfZJWY

*=*7 'G5 F : ⁶7 'G`Uj Y'5 XXf Ygg 'F Y[]ghYf '

IC.SAR is an 8-bits read/write register. It shows the address in Slave mode.

IC.SAR=0x4000_A00C

7	6	5	4	3	2	1	0
			SVAD				GCEN
			0x00				0
			RW				RW
	7	SVAD	7-bit Slave Addres	SS			
	1						
	0	GCEN	General call enab	le bit			
			0 General ca	all is disabled.			
			1 General ca	all is enabled.			


⊒ "7 F` ≛7 '7 cblfc``F Y[]ghYf`

IC.CR is a 16-bit read/write register. This register can be set to configure I^2C operation mode and simultaneously allowed for I^2C transactions to be kicked off.

IC.CR=0x4000_A014

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						INTDEL		IIF		SOFTRST	INTEN	ACKEN		STOP	START
0	0	0	0	0	0	00		0	0	0	0	0	0	0	0
						RW		R		RW	RW	RW		RW	RW


9	INTDEL	Interval delay value between address and data transfer (or DATA and DATA)			
8		0 1 * ICnSCLL			
		1 2 * ICnSCLL			
		2 4 * ICnSCLL			
		3 8 * ICnSCLL			
7	IIF	Interrupt status bit			
		0 Interrupt is inactive			
		1 Interrupt is active			
5	SOFTRST	Soft Reset enable bit.			
		0 Soft Reset is disabled.			
		1 Soft Reset is enabled			
4	INTEN	Interrupt enabled bit.			
		0 Interrupt is disabled.			
		1 Interrupt is enabled.			
3	ACKEN	ACK enable bit in Receiver mode.			
		0 ACK is not sent after receiving data.			
		1 ACK is sent after receiving data.			
1	STOP	Stop enable bit. When this bit is set as "1" in transmitter mode, next			
		transmission will be stopped even though ACK signal has been received.			
		0 Stop is disabled.			
		1 Stop is enabled. When this bit is set, transmission will be stopped.			
0	START	Transmission start bit in master mode.			
		0 Waits in slave mode.			
		1 Starts transmission in master mode.			
		·			




:][ifY`%[!&`=BH89@]b`AUghYf`AcXY`

3 'G7 @@≛7 'G7 @@CK '8 i fUh]cb'FY[]ghYf'

IC.SCLL is a 16-bit read/write register. SCL LOW time can be set by writing this register in Master mode.







:][i fY'% !' 'G7 @@CK 'H]a]b['

=7 "G7 @< =⁸7 'G7 @< =, < '8 i fUf]cb FY[]ghYf'

IC.SCLH is a 16-bit read/write register. SCL HIGH time can be set by writing this register in Master mode.



15	SCLH	SCL HIGH duration value.
		SCLH = (PCLK * SCLH[15:0]) + 3 PCLKs
0		Default value is 0xFFFF.




:][i fY'%(!('G7 @<=, < 'H]a]b['

3 'G8 < " G8 5 '< c`X'F Y[]ghYf'

IC.SDH is a 15-bit read/write register. SDA HOLD time can be set by writing this register in Master mode.

14	SDH	SDA HOLD time setting value.
		SDH = (PCLK * SDH[14:0]) + 4 PCLKs
0		Default value is 0x7FFF.




:][i fY'%(!) 'G85'<C@8'H]a]b['

An □XXYS Company DfcXi WhiGdYVJZJWUhjcb =&7 '±bhYfZJWV

: i bWjcbU'8 YgWjdhcb

≛7 '6]hHfUbgZYf

The data on the SDA line must be stable during the "H" period of the clock. The "H" or "L" state of the data line can only change when the clock signal on the SCL line is "L" (see Figure 14-6).



:][i fY'%(!* '= 7'6 i g'6]h'HfUbgZYf'

GH5 FH#FYdYUNYX'GH5 FH#GHCD'


Within the procedure of the I²C-bus, unique situations arise which are defined as START(S) and STOP(P) conditions (see Figure 14-7).

An "H" to "L" transition on the SDA line while SCL is "H" is one such unique case. This situation indicates a START condition. An "L" to "H" transition on the SDA line while SCL is "H" defines a STOP condition.

START and STOP conditions are always generated by the Master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

The bus is busy if a repeated START(Sr) is generated instead of a STOP condition. In this respect, the START(S) and repeated START(Sr) conditions are functionally identical. For the remainder of this document therefore, the S symbol will be used as a generic term to represent both the START and repeated START conditions, unless Sr is particularly relevant.

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.




:][i fY'%(!+'GH5 FH'UbX'GHCD'7 cbX]h]cb'

8 Ut/J'Hf UbgZYf '

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see Figure 14-8). If a slave can't receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL "L" to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.



:][i fY'%[!, '=87 '6 i g'8 UHJ'HfUbgZYf'

5 W bck 'YX[Y'


Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable "L" during the "H" period of this clock pulse (see Figure 14-9). Set-up and hold times must also be taken into account.

When a slave doesn't acknowledge the slave address (for example, it is unable to receive or transmit because it is performing some real-time function), the data line must be left "H" by the slave. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a slave-receiver does acknowledge the slave address but, sometime later in the transfer cannot receive any more data bytes, the master must again abort the transfer. This is indicated by the slave generating the not-acknowledge on the first byte to follow. The slave leaves the data line "H" and the master generates a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the data line to allow the master to generate a STOP or repeated START condition.




:][i fY'% !- '= 7 '6 i g'5 W_bck 'YX[Y'

GmbW(fcb]nUhjcb

All masters generate their own clock on the SCL line to transfer messages on the I²C-bus. Data is only valid during the "H" period of the clock. Therefore, a defined clock is required for the bit-by-bit arbitration procedure to take place.

Clock synchronization is performed using the wired-AND connection of I²C interfaces to the SCL line. This means that an "H" to "L" transition on the SCL line will cause the devices to start counting off their "L" period and, once a device clock has gone "L", it will hold the SCL line in that state until the clock "H" state is reached (see Figure 14-10). However, the "L" to "H" transition of this clock may not change the state of the SCL line if another clock is still within its "L" by the device with the longest "L" period. Devices with shorter "L" periods enter an "H" wait-state during this time.

When all devices concerned have counted off their "L" period, the clock line will be released and go "H". There will then be no difference between the device clocks and the state of the SCL line, and the devices will start counting their "H" periods. The first device to complete its "H" period will again pull the SCL line "L".



: | [ifY'% !% '7'cW'GnbW fcb]nUncb'8if]b['h Y'5fV]lfUncb'DfcWYXifY'

5fV]lfUncb

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time of the START condition which results in a defined START condition to the bus.


Arbitration takes place on the SDA line, while the SCL line is at the "H" level, in such a way that the master which transmits "H" level, while another master is transmitting "L" level will switch off its DATA output stage because the level on the bus doesn't correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data-bits if they are master-transmitter or acknowledge-bits if they are master-receiver. Because address and data information on the I²C-bus is determined by the winning master, no information is lost during the arbitration process.

A master that loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave mode.

Figure 14-11 shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). As soon as there is a difference between the internal data level of the master generating Device1 data out and the actual level on the SDA line, its data output is switched off, which means that a "H" output level is then connected to the bus. This will not affect the data transfer initiated by the winning master.




:][i fY'% !%%5fV]lfUh]cb'DfcWYXi fY'6Ylk YYb'Hk c'A UghYfg'

≗7 'CdYf**U**h]cb'

I²C supports the interrupt operation. Once interrupt is serviced, the IIF (IC.CR[7]) flag is set. ICnSR shows I²C-bus status information and the SCL line stays "L" before the register is written as a certain value. The status register can be cleared by writing to the status register.

A UghYf 'Hf Ubga]hhYf '


The master transmitter shows the flow of transmitter in Master mode (see Figure 14-12).



:][i fY'%(!%&:HfUbga]HHYf': `ck W(Ufh`]b'AUgHYf'AcXY'

A UghYf 'F YWY]j Yf '


The master receiver shows the flow of receiver in Master mode (see Figure 14-13).



:][i fY'%(!% 'FYWY]j Yf': `ck W(Ufh]b'A UghYf'A cXY'

G`Uj Y`HfUbga]HYf


The slave transmitter shows the flow of transmitter in Slave mode (see Figure 14-14).



:][i fY'%(!%('HfUbga]HHYf': `ck W(Ufh']b'G`Uj Y'AcXY'

G`Uj Y`F YWY]j Yf

The slave receiver shows the flow of receiver in Slave mode (see Figure 14-15).



:][i fY'%(!%) 'FYWY]j Yf': `ck W(Ufh]b'G`Uj Y'AcXY'

%) "Achcf Di `gY'K]Xh `AcXi `Uhcf fADK AŁ


Cj Yfj]Yk

Motor Pulse Width Modulator (MPWM) is a programmable motor controller which is optimized for 3-phase AC and DC motor control applications. It can be used in many other applications that require timing, counting, and comparison features.

MPWM includes 3 channels, each of which controls a pair of outputs that can control a motor.

- 16-bit counter
- 6-channel outputs for motor control
- Dead-time support
- Protection event and over voltage event handling
- 6 ADC trigger outputs
- Interval interrupt mode (period interrupt only)
- Up-down count mode

The MPWM clock source which is MPWM counter clock source will be provided from the SCU block. The MPWM resolution and period will be defined by this MPWM clock configuration. The default MPWM clock is the same as the RINGOSC clock. Prior to enabling the MPWM module, proper MPWM clock selection is required.



:][i fY'%) !%6`cW_'8]U[fUa '

D]b'8 YgW]dh]cb'

HUV Y'%) !%91 hYfbU'G][bUg'

D=B'B5A9'	HMD9	89G7F±DH±CB
MPWMUH	0	MPWM Phase-U H-side output
MPWMUL	0	MPWM Phase-U L-side output
MPWMVH	0	MPWM Phase-V H-side output
MPWMVL	0	MPWM Phase-V L-side output
MPWMWH	0	MPWM Phase-W H-side output
MPWMWL	0	MPWM Phase-W L-side output
PRTIN	I	MPWM Protection Input
OVIN	ĺ	MPWM Over-voltage Input

FY[]ghYfg

The base address of MPWM is shown in Table 15-2.

HUV'Y'%)!&'A DK A '6 UgY'5 XXfYgg'

B5 A 9 ·	65G9'588F9GG'
MPWM	0x4000_4000

Table 15-3 shows the register memory map.

HUV`Y'%)!' 'A DK A 'F Y[]ghYf 'A Ud'

B5 A9 .	C:: G9 H	HMD9 .	89G7F=DH=CB	F9G9H'J5@9'
MP.MR	0x0000	RW	MPWM Mode register	0x0000_0000
MP.OLR	0x0004	RW	MPWM Output Level register	0x0000_0000
MP.FOR	8000x0	RW	MPWM Force Output register	0x0000_0000
MP.PRD	0x000C	RW	MPWM Period register	0x0000_0002
MP.DUH	0x0010	RW	MPWM Duty UH register	0x0000_0001
MP.DVH	0x0014	RW	MPWM Duty VH register	0x0000_0001
MP.DWH	0x0018	RW	MPWM Duty WH register	0x0000_0001
MP.DUL	0x001C	RW	MPWM Duty UL register	0x0000_0001
MP.DVL	0x0020	RW	MPWM Duty VL register	0x0000_0001
MP.DWL	0x0024	RW	MPWM Duty WL register	0x0000_0001
MP.CR1	0x0028	RW	MPWM Control register 1	0x0000_0000
MP.CR2	0x002C	RW	MPWM Control register 2	0x0000_0000
MP.SR	0x0030	R	MPWM Status register	0x0000_0000
MP.IER	0x0034	RW	MPWM Interrupt Enable	0x0000_0000
MP.CNT	0x0038	R	MPWM counter register	0x0000_0001
MP.DTR	0x003C	RW	MPWM dead time control	0x0000_0000
MP.PCR0	0x0040	RW	MPWM protection 0 control register	0x0000_0000
MP.PSR0	0x0044	RW	MPWM protection 0 status register	0x0000_0080
MP.PCR1	0x0048	RW	MPWM protection 1 control register	0x0000_0000
MP.PSR1	0x004C	RW	MPWM protection 1 status register	0x0000_0000
-	0x0054	-	Reserved	-
MP.ATR1	0x0058	RW	MPWM ADC Trigger reg1	0x0000_0000
MP.ATR2	0x005C	RW	MPWM ADC Trigger reg2	0x0000_0000
MP.ATR3	0x0060	RW	MPWM ADC Trigger reg3	0x0000_0000
MP.ATR4	0x0064	RW	MPWM ADC Trigger reg4	0x0000_0000
MP.ATR5	0x0068	RW	MPWM ADC Trigger reg5	0x0000_0000
MP.ATR6	0x006C	RW	MPWM ADC Trigger reg6	0x0000_0000

AD'AF'ADK A'AcXY'FY[]ghYf''

The Motor PWM operation mode register is a 16-bit register.

								_					MP	.MR=0x4	000_4000
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOTORB								OYN		AUT	BUP		МСНМОБ		UPDOWN
0								0		0	0		0	0	0
RW								RW		RW	RW		R	w	RW

15	MOTORB	0	Motor mode
		1	Normal mode
7	UAO	0	Update will be executed at designated timing.
		1	Update all duty, period register at once.
			When UPDATE set, Duty and Period registers are updated after two
			PWM clocks
5	TUP	0	Period, duty values are not updated at every period match.
		1	Period, duty values are updated at every period match.
4	BUP	0	Period, duty values are not updated at every bottom match
		1	Period, duty values are updated at every bottom match
2	MCHMOD	00	2 channels symmetric mode
1			Duty H decides toggle high/low time of H-ch
			Duty L decides toggle high/low time of L-ch
		01	1 channel asymmetric mode
			Duty H decides toggle high time of H-ch
			Duty L decides toggle low time of H-ch
			L channel become the inversion of H channel
		10	1 channel symmetric mode
			Duty H decides toggle high/low time of H-ch
			L channel become the inversion of H channel
		11	Not valid (same with 00)
0	UPDOWN	0	PWM Up count mode (only available when MOTORB='1')
		1	PWM Up/Down count mode (This bit should be '1' if MOTORB='0')

After the initial PWM period and duty is set, the UAO bit should be set once for updating the setting value into internal operating registers. This action will help to transfer the setting data from the user interface register to the internal operating register. The UAO bit should stay at the set state for at least 2 PWM clock periods. If this does not occur, the update command can be missed and internal registers will retain the previous data.

The MCHMOD in the MP.MR field is only effective when MOTORB in MP.MR is a clear "0". Otherwise, the MCHMOD field value will be ignored internally and will retain the "00" value.

The UPDOWN in the MP.MR field is only effective when MOTORB in MP.MR is set to "1". Otherwise, the UPDOWN field value will be ignored internally and will retain the "1" value. In the Motor mode, the counter is always updown count operation.

AD'C @F'ADK A'Cihdihi@'jY'FY[]ghYf'

The PWM output level register is an 8-bit register. This register controls the active level of each PWM output port. The default active level is negated when the corresponding bit is set.

The normal level is defined in each operating mode.

MP.OLR=0x4000 4	004
-----------------	-----


7	6	5	4	3	2	1	0
		WHL	VHL	UHL	WLL	VLL	ULL
0	0	0	0	0	0	0	0
		RW	RW	RW	RW	RW	RW
		WHL	0	Normal Output = L	/ Active Output =	Н	
			: L				
		VHL	Н				
			1	Normal Output = H	/ Active Output =	: L	
		UHL	0	Normal Output = L,	/ Active Output =	Н	
			1	Normal Output = H	/ Active Output =	: L	
		WLL	0	Normal Output = L	/ Active Output =	Н	
			1	Normal Output = H	/ Active Output =	: L	
		VLL	0	Normal Output = L	/ Active Output =	Н	
			1	Normal Output = H	/ Active Output =	: L	
	·	ULL	0	Normal Output = L	/ Active Output =	Н	
			1	Normal Output = H	/ Active Output =	: L	

The normal level is defined in each operating mode as shown in Table 15-4.

HUV Y %)!(ADK A Ci hdi hi@/j Y GYH]b[

DK A 'Cihdihi	ev; ∨∵	BCFA	ACHCF 'AcXY'	
DK A CITUITI	@∕j Ƴ`	I D'AcXY		ACHOF ACAI
WH	Default level	LOW	HIGH	LOW
VVIT	Active level	HIGH	LOW	HIGH
\A/I	Default level	LOW	LOW	HIGH
WL	Active level	HIGH	HIGH	LOW
VH	Default level	LOW	HIGH	LOW
VΠ	Active level	HIGH	LOW	HIGH
VL	Default level	LOW	LOW	HIGH
VL	Active level	HIGH	HIGH	LOW
UH	Default level	LOW	HIGH	LOW
ОΠ	Active level	HIGH	LOW	HIGH
111	Default level	LOW	LOW	HIGH
UL	Active level	HIGH	HIGH	LOW

The Polarity Control block is shown in Figure 15-2 using the WH signal polarity control example.



:][i fY'%) !&'Dc`Uf]lmi7 cblfc`'6`cW_

AD': CF'ADK A': cfWY'Ci hdi hiFY[]ghYf'

The PWM force output register is an 8-bit register. The PWM output level can be forced by an abnormal event externally or user-intended condition. When the forced condition occurs, each PWM output level which is programmed in the Force Output register will be forced.

MP.FOR=0x4000_4008

7	6		5	4	3	2	1	0					
		W	/HFL	VHFL	UHFL	WLFL	VLFL	ULFL					
0	0		0	0	0	0	0	0					
		1	RW	RW	RW	RW	RW	RW					
		5	WHFL	S	Select WH Output Force Level								
				0	Output Ford	ce Level is 'L'							
		-		1	. Output Ford	ce Level is 'H'							
		4	VHFL		Select VH Output Force Level								
				C	0 Output Force Level is 'L'								
				1	1 Output Force Level is 'H'								
		3	UHFL	<u></u>	Select UH Output Force Level								
				C	Output Ford	ce Level is 'L'							
				1	. Output Ford	ce Level is 'H'							
		2	WLFL	<u></u>	elect WL Output	Force Level							
				C	Output Ford	ce Level is 'L'							
				1	. Output Ford	ce Level is 'H'							
		1	VLFL	S	elect VL Output	Force Level							
				C	Output Ford	ce Level is 'L'							
				1	Output Ford	ce Level is 'H'							
		0	ULFL	S	elect UL Output	Force Level							
				C	Output Ford	ce Level is 'L'	•						
				1	. Output Ford	ce Level is 'H'							

AD7F%ADK A'7cbffc`FY[]ghYf'%

The PWM Control Register 1 is a 16-bit register.

_								-					MP.	CR1=0x4	000_4028
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						IRQN									PWMEN
					-	000			0	0	0	0	0	0	0
						RW									RW
				10	IRQN		II	RQ interv	/al numb	er					
				8			(Every 1~	8th PRDI	RQ,BOTI	IRQ,ATRr	ո)			
				0	PWME	:N	Р	WM ena	ıble						
					When this bit set 0, the PWM block stay in reset state but use								t user		
						interface can be accessed. To operate the PWM block, this bit									is bit
							s	hould be	set 1.						

Basically, PRDIRQ and BOTIRQ are generated every period. However, the interrupt interval can be controlled from 0 to 8 periods. When IRQN.CR1 = 0, the interrupt is requested every period, otherwise the interrupt is requested every (IRQN+1) times of period.

AD7F&ADKA7cbffc`FY[]ghYf'&

The PWM Control Register 2 is an 8-bit register.

MP.CR2=0x4000 402C

								CR2=0X4000_4							
7	6		5	4	3	2	1	0							
HALT								PSTART							
0	0		0	0	0	0	0	0							
RW								RW							
		7	HALT	ALT PWM HALT (PWM counter stop but not reset) PWM outputs keep previous state											
		0	PSTART	_	0 PWM count	er stop and clear	•								
					1 PWM count	er start (will be r	esynced @PWM	clock twice)							
					PWMEN should be "1" to start PWM counter										

ADDF8 ADK A DYf]cX FY[]ghYf

The PWM Period register is a 16-bit register.

													MF	P.PRD=0x4	4000400C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PERIOD														
0x0002															
							UXC	1002							
							R	W							
			15 PERIOD 16-bit PWM period. It should be larger than 0x0010												
				0			(if Duty is	0x0000	, PWM v	vill not w	ork)			

AD'8I < ADK A'8i mil < FY[]ghYf

The PWM UH channel duty register is a 16-bit register.

													MP.	DUH=0x4	000_4010
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	ITY							
							0x0	001							
							R	w							
1															
				15	DUT	Υ	1	6-bit PV	/M Duty	for UH o	output.				
				0			I1	should	be large	r than 0x	0001				
							(f Duty is	0x0000	, PWM v	ill not w	ork)			

AD'8J<'ADK A'8i miJ<'FY[]ghYf'

The PWM VH channel duty register is a 16-bit register.

													MP.I	DVH=0x4	000_401
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	ITY							
							0x0	001							
							R	w							
				15	DUT	Υ	1	6-bit PV	/M Duty	for VH (output.				
				0			I1	should	be large	r than 0:	k0001				
							(f Duty is	0x0000	, PWM v	vill not w	ork)			

AD'8K < ADKA'8i miK < FY[]ghYf

The PWM WH channel duty register is a 16-bit register.

													MP.D	WH=0x40	000_4018
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	JTY							
							00	001							
							UXU	001							
							R	w							
				15	DUT	ΓΥ	1	.6-bit PV	VM Duty	for WH	output.				
				0					be large						
							(if Duty is	0x0000	PWM v	/ill not w	ork)			

AD'81 @ADK A'8i mil @FY[]ghYf'

The PWM UL channel duty register is a 16-bit register.

													MP.	DUL=0x4	000_401C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	TY							
							0x0	001							
I							R'	W							
				15	DUT	Υ			/M Duty						
				0					be large 0x0000		(0001 vill not w	ork)			

AD'8 J @ ADK A '8 i lmiJ @ FY[]ghYf'

The PWM VL channel duty register is a 16-bit register.

													MP.	DVL=0x4	000_402
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	JTY							
							0x0	0001							
							R	w							
				15	DUT	Υ	1	.6-bit PW	/M Duty	for VL o	utput.				
							ŀ	t should	be large	r than 0:	k0001				
				0			(if Duty is	0x0000	, PWM v	vill not w	ork)			

An IXYS Company

A D'8 K @A DK A '8 i lmiK @F Y[]ghYf'

The PWM WL channel duty register is a 16-bit register.

													MP.I	DWL=0x4	000_402
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DU	JTY							
							0x0	0001							
							R	w							
								••							
				15	DUT	Υ	1	.6-bit PW	/M Duty	for WL	output.				
								t should	-						
				0			(if Duty is	0x0000	, PWM v	vill not w	ork)			

AD'SF'ADK A'sbhYffi dh'9bUV'Y'FY[]ghYf'

The PWM Interrupt Enable Register is an 8-bit register.

MP.IER=0x4000_4034

								F.IER-0X4000_403		
7	6	1	5	4	3	2	1	0		
PRDIEN	BOTIEN	w	/HIE	VHIE	UHIE	WLIE	VLIE	ULIE		
0	0		0	0	0	0	0	0		
RW	RW	F	RW	RW	RW	RW	RW	RW		
		7	PRDIE	N I	PWM Counter Pe	riod Interrupt en	able			
) interrupt di	sable				
				•	l interrupt er	nable				
		6	BOTIEN PWM Counter Bottom Interrupt enable o interrupt disable interrupt enable WHIE WH Duty or ATR6 Match Interrupt enable ATR6IE o interrupt disable							
			0 interrupt disable 1 interrupt enable 5 WHIE WH Duty or ATR6 Match Interrupt enable ATR6IE 0 interrupt disable 1 interrupt enable 4 VHIE VH Duty or ATR5 Match Interrupt enable							
		5	0 interrupt disable 1 interrupt enable WHIE WH Duty or ATR6 Match Interrupt enable ATR6IE 0 interrupt disable 1 interrupt enable							
		1 interrupt enable 5 WHIE WH Duty or ATR6 Match Interrupt enable ATR6IE 0 interrupt disable 1 interrupt enable								
		4					enable			
			ATR51) interrupt di					
					l interrupt er					
		3	UHIE			Match Interrupt	enable			
			ATR4II) interrupt di					
					l interrupt er					
		2	WLIE			Match Interrupt	enable			
			ATR3II) interrupt di					
		1	\/\IE		l interrupt er					
		1	VLIE ATR2II			Match Interrupt e	nable			
			AINZII) interrupt di I interrupt er					
		0	ULIE		•	Match Interrupt e	nahle			
		U	ATR1II		interrupt di		TIUNIC			
			AINTI		l interrupt ar					
				<u> </u>	ı interrupt er	iabic				

MP.SR=0x4000_4030

MP.IER[5:0] control bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.

A D'GF A DK A 'GHUH g'F Y[]ghYf'

The PWM Status Register is a 16-bit register.

3

2

1

0

DUHIF

ATR4F

DWLIF

ATR3F

DVLIF ATR2F

DULIF

ATR1F

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DOWN		IRQCNT						PRDIF	ВОТІЕ	DWHIF ATR6F	DVHIF	DUHIF ATR4F	DWLIF ATR3F	DVLIF ATR2F	DULIF ATR1F
0		000	•	0	0	0	0	0	0	0	0	0	0	0	0
RW		RW						RW	RW	RW	RW	RW	RW	RW	RW
				15	IWOD	V	0		M Count	•					
							1		M Count						
				14	IRQCN	NT[2:0]				unt num		eriod ma	tch		
				12				•		DIRQ mo					
				7	PRDIF					d Interru		rite "1" t	to clear f	lag)	
							0	_	•	t occurre	d				
							1		rrupt oc						
				6	BOTIF			PW	M Botto	m Interru	upt flag(v	write "1"	to clear	flag)	
							0) No	interrup	t occurre	d				
							1		errupt oc						
				5	DWHI	F		PW	M duty \	VH inter	rupt flag	(write "1	" to clea	ır flag)	
					ATR6F	:		(Du	ty interr	upt is en	abled if A	ATR6 was	disable	d)	
							0	No No	interrupt	t occurre	d				
							1	. Inte	rrupt oc	curred					
				4	DVHIF	=		PW	M duty \	/H interr	upt flag(write "1'	' to clear	flag)	
					ATR5F	:		(Du	ty interr	upt is en	abled if A	ATR5 was	disable	d)	
							0	No.	interrup	t occurre	d				

Interrupt occurred

No interrupt occurred

No interrupt occurred Interrupt occurred

No interrupt occurred

No interrupt occurred Interrupt occurred

Interrupt occurred

Interrupt occurred

PWM duty UH interrupt flag(write "1" to clear flag)

PWM duty WL interrupt flag(write "1" to clear flag)

PWM duty VL interrupt flag(write "1" to clear flag)

PWM duty UL interrupt flag(write "1" to clear flag) (Duty interrupt is enabled if ATR1 was disabled)

(Duty interrupt is enabled if ATR2 was disabled)

(Duty interrupt is enabled if ATR3 was disabled)

(Duty interrupt is enabled if ATR4 was disabled)

MP.SR[5:0] status bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When the ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.

0

1

0


0

1

0

AD7BHADKA7cibhyfFY[]ghyf

The PWM Counter Register is a 16-bit read-only register.



AD'8 HF'ADK A'8 YUX'H]a Y'FY[]ghYf'

The PWM Dead Time register is a 16-bit register.

THET	WW DC	aa mii	e regis	ici is a	TO-DICT	egiotei									
1								1					MP.	DTR=0x40	000_4030
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTEN	PSHRT						DTCLK				!	5			
0	0	0	0	0	0	0	0				0x	00			
RW							RW	Ì			R	N			
1								1							
				15	DTEN		Dead	d-time fu	nction er	nahle					
				13	DIEN			annel syr			oes not s	support	dead tim	ne functi	on. It
								ıld be dis							
							0		Dead-tir						
							1	Enable	Dead-tin	ne functi	on				
				14	PSHRT		Prote	ect short	conditio	n					
							This	function	is effect	ive only	for 2 ch	annel sy	ymmetrio	mode.	For 1
							chan	nel mod	e, never	activate	ed on bo	th H-sic	de and L	-side at	same
							time	. L-side is	always	opposite	of H-sid	e.			
							0	Enable	output s	hort pro	tection f	unction.			
								•		•			and L-sid	e are act	ive.)
							1			hort pro	tection f	unction			
				8	DTCLK			d-time pr							
							0				PWM CL	•			
							1				PWM CL	•			
				7	DT			d Time va	-		_	nakes o	utput de	lay of 'lo	w to
							-	transitio		•	rity)				
				0			0x01	L ~0xFF : I	Dead tim	е					

The Protect Short condition is only for internal PWM level, not for external PWM level. When the internal signal of H-side and L-side are the same high level, the protection short function works to force both H-side and L-side to low level.

A D'D7 Fb' A DK A 'DfchYW]cb'\$2%7 cblfc`FY[]ghYf'

The PWM Protection Control register is a 16-bit register.

MP.PCR0=0x4000_4040, MP.PCR1=0x4000_4048

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PROTEN	PROTPOL					PROTD		PROTIE		WHPROTM	VHPROTM	UHPROTM	WLPROTM	VLPROTM	ULPROTM
0	0					000		0		0	0	0	0	0	0
RW	RW					RW		RW		RW	RW	RW	RW	RW	RW

15	PROTOEN	Enable Protection Input 0
14	PROT0POL	Select Protection Input Polarity
		0: Low-Active
		1: High-Active
10	PROTD	Protection Input debounce
8		0 – no debounce
		1~7 – debounce by (MPWMCLK * PROTD[2:0])
7	PROTIE	Protection Interrupt enable
		O Disable protection interrupt
		1 Enable protection interrupt
5	WHPROTM	Activate W-phase H-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value
4	VHPROTM	Activate V-phase H-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value
3	UHPROTM	Activate U-phase H-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value
2	WLPROTM	Activate W-phase L-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value
1	VLPROTM	Activate V-phase L-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value
0	ULPROTM	Activate U-phase L-side protection output
		O Disable Protection Output
		1 Enable Protection Output with FOR value

Note: MP.PCR0 is related to the PRTIN pin and MP.PCR1 is related to OVIN.

A D'DGFb' A DK A 'DfchYWnjcb' \$2%GHJhi g'FY[]ghYf'

The PWM Protection Status Register is a 16-bit register.

This register indicates which outputs are disabled. Users have the ability to set the output masks manually.

If PROTKEY is not written when writing any value, the written values are ignored.

MP.PSR0=0x4000_4044, MP.PSR1=0x4000_404C

15	5 14	1	.3	12	11	10	9	8	7	6	5	4	3	2	1	0
				PROTK	EY				PROTIF		WHPROTF	VHPROTF	UHPROTF	WLPROTF	VLPROTF	ULPROTF
				-					0		0	0	0	0	0	0
				wo					RC		RW	RW	RW	RW	RW	RW

PROTKEY	Protection Clear Access Key
	To clear flags, write the key with protection flag
	(PSR0 key is 0xCA and PSR1 key is 0xAC)
	Writing without PROTKEY prohibited.
PROTIF	Protection Interrupt status
	0 No Protection Interrupt
	1 Protection Interrupt occurred
WHPROT	Activate W-phase H-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
VHPROT	Activate V-phase H-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
UHPROT	Activate U-phase H-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
WLPROT	Activate W-phase L-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
VLPROT	Activate V-phase L-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
ULPROT	Activate U-phase L-side protection flag
	0 Protection not occurred.
	1 Protection occurred or protection output enabled
	PROTIF WHPROT VHPROT WLPROT VLPROT

If the PROTEN bit in the MP.PCRn register is enabled, on any asserting signal on the external protection pins, the PWM output will be prohibited when output values are defined in the MP.FOLR register.

Users can prohibit the output manually by writing the designated value into the MP.PSRn register.


Note: MP.PSR0 is related to the PRTIN pin and MP.PSR1 is related to OVIN.

ADSHFa ADK A 587 Hf][[Yf 7ci bhYf a FY[]ghYf

MP.ATR1	MPWM ADC Trigger Counter 1 Register
MP.ATR2	MPWM ADC Trigger Counter 2 Register
MP.ATR3	MPWM ADC Trigger Counter 3 Register
MP.ATR4	MPWM ADC Trigger Counter 4 Register
MP.ATR5	MPWM ADC Trigger Counter 5 Register
MP.ATR6	MPWM ADC Trigger Counter 6 Register

The PWM ADC Trigger Counter Register is a 32-bit register.

MP.ATR1=0x4000_4058
MP.ATR2=0x4000_405C
MP.ATR3=0x4000_4060
MP.ATR4=0x4000_4064
MP.ATR5=0x4000_4068
MP.ATR6=0x4000_406C




19	ATUDT	Trigger register update mode
		0 ADC trigger value applied at period match event
		(at the same time with period and duty registers update)
		1 Trigger register update mode
		When this bit set, written Trigger register values are sent to
		trigger compare block after two PWM clocks (through
		synchronization logic)
17	ATMOD	ADC trigger Mode register
16		00 ADC trigger Disable
		01 Trigger out when up count match
		10 Trigger out when down count match
		00 Trigger out when up-down count match
15	ATCNT	ADC Trigger counter
0		(it should be less than PWM period)

: i bWjcbU'8 YgWjdhcb'

The MPWM includes three channels, each of which controls a pair of outputs that in turn can control an off-chip component. In normal PWM mode, each channel runs independently. 6 PWM outputs can be generated.

Each PWM output is built with various settings. Figure 15-3 shows the flow for generating PWM output signal.




:][i fY'%)!' 'DK A 'Ci hdi hi; YbYfUh]cb'7\U]b'

Bcfa U'DK A'I D'7ci bhAcXY'H]a]b[

In normal PWM mode, each channel runs independently. Six PWM outputs can be generated. The example waveform is shown in Figure 15-4. Before PSTART is activated, the PWM output will stay at default value L. When PSTART is enabled, the period counter starts up count until the MP.PRD count value. In the first period, the MPWM does not generate a PWM pulse.


The PWM pulse is generated from the second period. The active level is driven at the start of the counter value during duty value time.



:][ifY'%)!('ID'7 cibh'AcXY'K UjYZcfa 'f/ACHCF61% ZID8 CK B1\$L'

Bcfa U'DK A'I D#8 CK B'7 ci bhAcXY'H]a]b[

The basic operation of UP/DOWN count mode is the same as UP count mode except the one period is twice the UP count mode. The default active level is opposite in a pair PWM output. This output polarity can be controlled by the MP.OLR register.




:][ifY'%) '%| D#8 CK B'7 cibh'A c XY'K UjYZcfa 'fA CHCF61\$ z̃A7<AC81\$ z̃ID8 CK B1% Ľ

Achcf'DK A'&!7\ UbbY'Gma a Yhf]WAcXY'H]a]b['

The motor PWM operation has three types of operating modes: 2-Channel Symmetric mode, 1-Channel Symmetric mode, and 1-Channel Asymmetric mode.

Figure 15-5 is for 2 channel symmetric mode waveform.




:][i fY'%)!) '&!7\ UbbY 'Gma a Ylf]WAcXY K Uj YZcfa 'fACHCF61\$zA7<AC81\$\$Ł'

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the duty level is matched in up count period and is returned to the default level when the duty level is matched in down count period.

The symmetrical feature appears in each channel that is controlled by the corresponding duty register value.

Achcf DK A '%17\ UbbY 5 gma a Yhf]WA cXY H]a]b['

The 1-Channel Asymmetric mode makes asymmetric duration pulses which are defined by the H-side and L-side duty register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side duty register matching condition makes the active level pulse and during down count period, the L-side duty register matching condition makes the default level pulse.




:][ifY'%) "&'%37\ UbbY'5 gmaa Ylf]WAcXY'K UjYZcfa'fACHCF61\$zA7<AC81\$%L

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the L-side duty level is matched in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.

Achcf'DK A'%7\ UbbY'Gma a Yhf]WAcXY'H]a]b['

The 1-channel symmetric mode makes symmetric duration pulses which are defined by the H-side DUTY register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side DUTY register matching condition makes the active level pulse and during down count period, the H-side DUTY register matching condition also makes the default level pulse.



:][i fY'%) " '%37\ UbbY'Gma a Yff]WAcXY'K Uj YZcfa 'fACHCF61\$zA7<AC81%\$L'

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the H-side duty level is matched again in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.

DK A 8 YUX!I]a Y'CdYfUI]cb'

To prevent an external short condition, the MPWM provides dead time functionality. This function is only available for Motor PWM mode. When either H-side or L-side output changes to active level, dead time will be inserted if the DTEN.MP.DTR bit is enabled.


The duration of dead time is determined by the value in the DT.MP.DTR[7:0] field.

When DTCLK = 0, the dead time duration = DT[7:0] * (PWM clock period * 4)

When DTCLK = 1, the dead time duration = DT[7:0] * (PWM clock period * 16)


When the PWM counter reaches duty value, the PWM output is masked and the dead time counter starts to run. When the dead time counter reaches the value in the DT[7:0] register, the output mask is disabled.

Figure 15-6 is an example of dead time operation in 1-Channel Symmetric mode.



:][i fY'%)!* DK A '8 YUX!IJa Y'CdYfUIJcb'H]a]b['8]U[fUa 'fGma a YIf]WAcXYŁ

Figure 15-7 shows an example of 1-Channel Asymmetric mode operation.




:][i fY'%)!+'DK A'8 YUX!h]a Y'CdYfUh]cb'H]a]b['8]U[fUa 'f5 gma a Yhf]WAcXYL'

For 2-Channel Symmetric mode, the dead time function is not available. Therefore, the dead condition is generated by each channel's duty control.

A DK A '8 YUX!h]a Y'H]a]b['91 Ua d`Yg']b'GdYVJU'7 UgY'


The following figures show how dead-time operates.

An example of normal dead time is explained. Dead time masking is activated at duty match time and the dead time counter runs. When the dead time counter reaches the dead time value, the mask is disabled.




:][i fY'%) '('Bcfa U' 8 YUX!h]a Y'CdYfUh]cb'fH_{81 HM}2H_{8 H}L'


The following images show special instances of dead time configuration.




:][i fY'%] !, `A]b]a i a `<!g]XY'Di `gY'H]a]b[`fH_{81 HM}0H_8H0& H_{81 HM}L'




:][i fY'%) !- 'NYfc'<!g]XY'Di `gY'H]a]b['fH $_8$ H2&I H $_8$ I HML'




:][i fY'%) !%\$`A]b]a i a '@g]XY'Di `gY'H]a]b['fH_{в H}0DYf]cX!H_{в і нм}Ľ



:][i fY'%) !%%NYfc '@g]XY'Di 'gY'H]a]b['fH $_{8\,H}$ 2DYf]cX!H $_{8\,I\,HM}$ L'






:][i fY'%) !% '@g]XY'5 `k Umg'Cb'fH_{81 HM}1 \$\D'8 YUX!Hja Y'8]gUV'YXL'


Gma a Ylf]WU AcXY jg 5 gma a Ylf]WU AcXY

In Symmetrical mode, the wave form is between the up and down counters. The same duty value is used for both the up and down counter matches. The on time and off time is the same between the up and down counters. The end result is that in a period, the duty time is centered in the period.



:][i fY'%) !% 'Gma a Ylf]WU'DK A 'H]a]b['


In Asymmetrical mode, the wave from is not symmetric between the up and down counters. The Duty High is used to match on the up counter and the Duty Low is used to match on the down counter.



:][i fY'%) !%) '5 gma a Ylf]WU'DK A 'H]a]b['UbX'GYbg]b['AUf[]b'


8 YgW]dh]cb'cZ5 8 7 'Hf][[Yf]b[': i bW]cb'

A total of six ADC trigger timing registers are provided. This dedicated register triggers a signal to start ADC conversion. The conversion channel of ADC is defined in the ADC Control register.



:][i fY'%) !% 587 Hf][[Yf]b[:: i bWf]cb'H]a]b['8]U[fUa '


Figure 15-17 shows an example of ADC Data acquisition.



:][i fY'%) !%-'5 b'91 Ua d`Y'cZ587'5 Wei]g]h]cb'H]a]b['Vm'9 j YbhZica 'A DK A'

±bhYffi dh; YbYfUh]cb'H]a]b[ˈ

Each timing event can make an interrupt request to the CPU.



:][i fY'%) !% '=bhYffi dh'; YbYfUh]cb'H]a]b['

%"8]j]XYf fB=J*(上


Cj Yfj]Yk

The divider module provides the hardware divider the ability to accelerate complicated calculations. This divider is a sequential 64-bit/32-bit divider and requires 32 clock cycles for one operation.

The equation for this operation is:

(AREGH, AREGL)/BREG = (QREGH, QREGL)

- Unsigned 64-bit dividend
- Unsigned 32-bit divisor
- Unsigned 64-bit quotient
- Unsigned 32-bit remainder
- Unsigned 32-cycle operating time



:][i fY'% !%6 cW_'8]U[fUa '

FY[]ghYfg

The base address of the divider is 0x4000_0500 and the register map is described in Table 16-1.

HUV'Y'%!%8=J*('6 UgY'5 XXfYgg'

B5 A 9 .	65G9'588F9GG'
DIV64	0x4000_0500

.


HUV`Y'% !&'8 =J*('FY[]ghYf'A Ud'

B5 A 9 ·	C:: G9 H	HMD9	89G7F±DH±CB	F9G9H [°] J5 @ 9 °
CR	0x0000	RW	DIV control register	0x00000000
AREGL	0x0004	RW	Most 32bit data register for dividend	0x00000000
AREGH	0x0008	RW	Least 32bit data register for dividend	0x00000000
BREG	0x000C	RW	32bit data register for divisor	0x00000000
QREGL	0x0010	R	Most 32bit data register for quotient	0x00000000
QREGH	0x0014	R	Least 32bit data register for quotient	0x00000000
RREG	0x0018	R	32bit data register for remainder	0x00000000

7F' 8]j]XYf'7cblfc`'FY[]ghYf'

The DIVCON register controls the hardware divider module.

CR=0x4000_0500



10	I_ERROR	Divide by zero flag
		0 Not divide by zero
		1 Divide by zero
9	BUSY	Divider is now under operating
		0 Divider is not busy
		1 Divider is busy
8	DONE	Divider operation done flag
		0 Divider is now operating
		1 Divider operation is done
4	MODE	Start operation mode
		O START bit write operation will trigger the divide operation
		BREG register write operation will trigger the divide operation
0	START	Divide operation start command.
		This bit is effective when MODE bit is 0
		0 No effect
		1 Start divider

Embedded in Life

DfcXi WiGdYWZWUjcb*

8]j]XYf*fB =J*(£

5F9; @5F9; 'f8]j]XYbXL'@ck Yf' &!V]hFY[]ghYf'

The lower 32-bit value of dividend should be written to this register.

AREGL=0x4000_0504

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	17 16 1	18	19	20	21	22	23	24	25	26	27	28	29	30	31
AREGL[31:0]	AREGL[3														
0x0000_0000	0x0000_														
RW	RW														
RW	RW														

31 AREGL Lower 32 bit value for dividend A.
0

5F9; < `5F9; 'f8]j]XYbXL'<][\ '' &!V]hFY[]ghYf '

The high 32-bit value of dividend should be written to this register.

AREGH=0x4000_0508

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AREGH[63:32]																														
														0х	000	0_00	00														
															R	w															

31 AREGH High 32 bit value for dividend A.
0

6F9; '6F9; 'f8]j]gcfŁFY[]ghYf'

The 32-bit value of the divisor should be written to this register.

When the MODE bit is set to 1, the divide operation is started automatically as soon as the value is written to this register.

BREG=0x4000_050C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Е	BREG	[31:0]														
	0x0000_0000																														
															R	W															
								3	1	ВІ	REG				3	32 bit	val	ue fo	or di	visor	r B.										

Embedded in Life

DfcXi WiGdYWZWUjcb*

8]j]XYf*fB =J*(£

EF9; @ EF9; 'fEi ch]YbhL'@ck Yf " &!V]hFY[]ghYf'

The divider stores the lower 32-bit value of the quotient in this register.

QREGL=0x4000_0510

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Q	REG	L[31:	0]														
														0×	000	0_00	00														
															ı	2															

31 QREGL Lower 32 bit value for quotient.

EF9; < "EF9; 'fEi ch]YbhL'<][\"&V]hFY[]ghYf'

The divider stores the high 32-bit value of the quotient in this register.

QREGH=0x4000_0514

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														QF	REGH	[63:	32]														
														0>	000	00_0	00														
															ı	3															

31 QREGH High 32 bit value for quotient.

FF9; FF9; FF9; FFYa UJbhYfŁFY[]ghYf

The divider stores the 32-bit value of the remainder in this register.

RREG=0x4000_0518


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														F	RREG	[31:0]														
														0;	k000	0_00	00														
															١	R															
									1	RI	REG					2 bit	val	ue fo	or re	mair	nder										
								0	_						_	_ ~	· vai	uc 10	,, , с		·uci										

%+"%&!6]h5#8 7cbj YfhYf

⇒blfcXi Wijcb

The ADC block consists of 1 ADC unit, with the following features:

- 12 channels of analog inputs
- Single and Continuous conversion mode
- Up to 8 times sequential conversion support
- Software trigger support
- 3 internal trigger sources support (Soft-trig, MPWM, Timers)
- · Adjustable sample and hold time



:][i fY'%+!%6`cW_'8]U[fUa '

D]b'8 YgW]dh]cb'

HUV`Y'%+!%91 HYfbU'G][bU'

D=B'B5A9'	HMD9 .	89G7F±DH±CB
VDD	Р	Analog Power(2.4V~5V)
VSS	Р	Analog GND
AN0	Α	ADC Input 0
AN1	Α	ADC Input 1
AN2	Α	ADC Input 2
AN3	Α	ADC Input 3
AN4	Α	ADC Input 4
AN5	Α	ADC Input 5
AN6	Α	ADC Input 6
AN7	Α	ADC Input 7
AN8	Α	ADC Input 8
AN9	Α	ADC Input 9
AN10	Α	ADC Input 10
AN11	Α	ADC Input 11

FY[]ghYfg

The base address of the ADC unit is shown in Table 17-2.

HUV Y %+! & 5 8 7 '6 UgY 5 XXf Ygg'

B5 A 9 ·	65G9'588F9GG'
ADC	0x4000_B000

HUV`Y`%+!' '587 FY[]ghYf`AUd'

B5 A 9 ·	C:: G9 H	HMD9	89G7F±DH±CB	F9G9H J5@9
AD.MR	0x0000	RW	ADC Mode register	0x00
AD.CSCR	0x0004	RW	ADC Current Sequence/Channel register	0x00
AD.CCR	0x0008	RW	ADC Clock Control register	0x80
AD.TRG	0x000C	RW	ADC Trigger Selection register	0x00
-	0x0010	-	Reserved	-
-	0x0014	-	Reserved	-
AD.SCSR	0x0018	RW	ADC Burst mode channel select	0x00
AD.CR	0x0020	RW	ADC Control register	0x00
AD.SR	0x0024	RW	ADC Status register	0x00
AD.IER	0x0028	RW	ADC Interrupt Enable register	0x00
-	0x002C	-	Reserved	-
AD.DR0	0x0030	R	ADCn Sequence 0 Data register	0x00
AD.DR1	0x0034	R	ADCn Sequence 1 Data register	0x00
AD.DR2	0x0038	R	ADCn Sequence 2 Data register	0x00
AD.DR3	0x003C	R	ADCn Sequence 3 Data register	0x00
AD.DR4	0x0040	R	ADCn Sequence 4 Data register	0x00
AD.DR5	0x0044	R	ADCn Sequence 5 Data register	0x00
AD.DR6	0x0048	R	ADCn Sequence 6 Data register	0x00
AD.DR7	0x004C	R	ADCn Sequence 7 Data register	0x00

58.AF'587 AcXY'FY[]ghYf'

The ADC Mode registers are 32-bit registers.

This register configures the ADC operation mode. This register should be writen first before the other registers.

	•			•					•						•													Ŭ
																								,	AD.N	IR=0	۲40	00_B000
31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	3 12	11	10	9	8	7	6	5	4 3	3 2		1 0
																STSEL				SEQCNT		ADEN	ARST	ADMOD				TRGSEL
	<u> </u>	1	1		1							1			0	x0				0x0		0x0	0x0	0x0				0x0
															R	w				RW		RW	RW	RW				RW
1																		1										
						16		STS	EL		9	Samp	ling	Tim	e Sele	ection)											
											,	ADC	Sam	ple	& H	old cir	cuit	samp	ling	time	e be	ecor	ne (2	2 + S	ΓSEL	[4:0]) N	MCLK
						4.0						ycle							,									
						12		CEO	CNIT									MCLK		ies								
						10 8		SEQ	CIVI									uence NT is		· 3'h() C	SFO	N wi	ll he	incr	2256	dı	ın to
						O												QCNT										
														•				and S										
																		mode										
											C	000		1st s	ingle se	equenti	al con	version		10	0	5s	t single	e seque	ential	conve	ersic	on
														or 1	burst c	ount						or	5 burs	st coun	t			
											C	001			-		tial cor	nversion	n	10	1		_	e seque		conve	ersic	on
											_				burst c					144				st coun				
											(10			ingie s burst c		iai con	version	l	110	U		-	e seque st coun		conve	ersic	on
)11					al con	version		11	1			e seque		conve	ersio	on .
															burst c		u. 00	•			-		_	st coun				···
						7		ADE	N		()		ADO	disa	ble												
												L		ADO	C enal	ole												
						6		ARS	Т		()						eque										
											_							as 1 to			aga	in						
								4 0 4	400			<u> </u>						of seq					-1		•			
						5 4		ADN	VIOL)	(00						node	(sın	gie s	equ	enti	iai co	nvers	ion	mod	e v	when
						4					_)1				is not iversi		ode										
												10			erved		011 111	ouc										
												11			erved													
						1		TRG	SEL			00					Disab	led/So	oft-	Trigge	er O	nly						
						0					()1				ent Tr												
												LO		MP	WM E	vent	Trigg	er										

If ADCMOD was set for Burst Mode, ADC channels are controlled by SEQ0CH ~ SEQ7CH. Sequential mode always start from SEQ0CH. (In 3 sequential mode, Analog inputs of channels which assigned at SEQ0CH, SEQ1CH and SEQ2CH are converted sequentially).

Reserved

11

58.7G7F

587 7 i ffYbhiGYei YbWY#7 \ UbbY FY[]ghYf

ADC Current Sequence/Channel registers are 7-bit registers. This register consists of Current Sequence Numbers and Current Active Channel values. A Current Sequence Number (CSEQN) can be written to change the next sequence number. When you write CSEQN as 0x7 when CSEQN is 0x3 and AD.MR.SEQCNT is 0x7, the next sequence number is 0x7. AD converts the AD.SCSR.SEQ7CH channel and the 4,5,6 sequences are skipped. This register should be written first, before AD.SCSR.

AD.CSCR=0x4000_B004

- CSEQN OX0 - RW RO 6 CSEQN Current Sequence Number, can write when not abusy 4 AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SEQTRG* in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SETTRG* in Burst mode 0000 Current Sequence is 0 the AD.SCSR.SEQOCH's channel is converted by AD.TRG.SETTRG in Burst mode 0001 Current Sequence is 0 0010 Current Sequence is 1 0010 Current Sequence is 1 0010 Current Sequence is 2 0110 Current Sequence is 3 0100 Current Sequence is 4 0101 Current Sequence is 5 0110 Current Sequence is 7 3 CACH Current Active Channel 0 0000 ADC channel 1 is active 0001 ADC channel 2 is active 0010 ADC channel 4 is active 0101 ADC channel 4 is active 0101 ADC channel 6 is active 0101 ADC channel 7 is active 0101 ADC channel 8 is active 1000 ADC channel 8 is active 1001 ADC channel 8 is active	7	6		5	4	3		2	1	0
FRW CUrrent Sequence Number, can write when not abusy AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SEQTRG* in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000 Current Sequence is 0 the AD.SCSR.SEQOCH's channel is converted by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.BSTTRG in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 2 O011 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 6 O111 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel O000 ADC channel 1 is active O010 ADC channel 3 is active O101 ADC channel 3 is active O101 ADC channel 6 is active O110 ADC channel 6 is active O110 ADC channel 7 is active O110 ADC channel 8 is active O110 ADC channel 9 is active	-		CS	EQN				CACH		
Current Sequence Number, can write when not abusy AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SEQTRG* in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000 Current Sequence is 0 the AD.SCSR.SEQ0CH's channel is converted by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 3 O100 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel 0 O000 ADC channel 1 is active O001 ADC channel 2 is active O011 ADC channel 4 is active O101 ADC channel 5 is active O101 ADC channel 6 is active O101 ADC channel 6 is active O101 ADC channel 6 is active O101 ADC channel 7 is active O101 ADC channel 8 is active O101 ADC channel 9 is active	-	-	0)x0				0x0		
Current Sequence Number, can write when not abusy AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SEQTRG* in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000 Current Sequence is 0 the AD.SCSR.SEQ0CH's channel is converted by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 3 O100 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel 0 O000 ADC channel 1 is active O001 ADC channel 2 is active O011 ADC channel 4 is active O101 ADC channel 5 is active O101 ADC channel 6 is active O101 ADC channel 6 is active O101 ADC channel 6 is active O101 ADC channel 7 is active O101 ADC channel 8 is active O101 ADC channel 9 is active	-		F	RW				RO		
AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.SEQTRG** in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000	ı									
AD.TRG.SEQTRG* in Single sequential mode. AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000 Current Sequence is 0 the AD.SCS.SEQOCH's channel is converted by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.BSTTRG in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel 0 O000 ADC channel 0 is active O001 ADC channel 1 is active O010 ADC channel 2 is active O100 ADC channel 3 is active O101 ADC channel 4 is active O110 ADC channel 5 is active O111 ADC channel 6 is active O111 ADC channel 7 is active O111 ADC channel 8 is active O110 ADC channel 8 is active O111 ADC channel 9 is active			6	CSEQN	C	urrent Sec	quence Numb	er, can write	when not abu	ısy
AD starts conversion the AD.SCSR.SEQ*CH's channel by AD.TRG.BSTTRG in Burst mode O000 Current Sequence is 0 the AD.SCSR.SEQOCH's channel is converted by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.SEQTRG0 in Single sequential mode or by AD.TRG.BSTTRG in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 3 O100 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel O 0000 ADC channel 0 is active O001 ADC channel 1 is active O010 ADC channel 3 is active O101 ADC channel 4 is active O100 ADC channel 5 is active O110 ADC channel 6 is active O110 ADC channel 6 is active O111 ADC channel 6 is active O110 ADC channel 6 is active O111 ADC channel 6 is active O110 ADC channel 6 is active			4		А	D starts	conversion	the AD.SC	SR.SEQ*CH's	channel by
AD.TRG.BSTTRG in Burst mode 0000 Current Sequence is 0					Α	D.TRG.SEC	QTRG* in Sing	le sequential	mode.	
Current Sequence is 0 the AD.SCSR.SEQOCH's channel is converted by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.BSTTRG in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel O 0000 ADC channel 0 is active O001 ADC channel 1 is active O010 ADC channel 2 is active O110 ADC channel 4 is active O110 ADC channel 5 is active O111 ADC channel 6 is active O111 ADC channel 6 is active O111 ADC channel 7 is active O111 ADC channel 8 is active O111 ADC channel 7 is active O111 ADC channel 8 is active O111 ADC channel 9 is active O111 ADC channel 9 is active					Α	D starts	conversion	the AD.SC	SR.SEQ*CH's	channel by
the AD.SCSR.SEQOCH's channel is converted by AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.BSTTRG in Burst mode 0001 Current Sequence is 1 0010 Current Sequence is 2 0011 Current Sequence is 3 0100 Current Sequence is 3 0100 Current Sequence is 4 0101 Current Sequence is 5 0110 Current Sequence is 6 0111 Current Sequence is 7 3 CACH Current Active Channel 0 0000 ADC channel 0 is active 0001 ADC channel 1 is active 0010 ADC channel 2 is active 0011 ADC channel 4 is active 0100 ADC channel 5 is active 0110 ADC channel 6 is active 0111 ADC channel 6 is active 0111 ADC channel 7 is active 0111 ADC channel 8 is active 1000 ADC channel 9 is active										
AD.TRG.SEQTRGO in Single sequential mode or by AD.TRG.BSTTRG in Burst mode O001 Current Sequence is 1 O010 Current Sequence is 2 O011 Current Sequence is 3 O100 Current Sequence is 4 O101 Current Sequence is 5 O110 Current Sequence is 6 O111 Current Sequence is 6 O111 Current Sequence is 7 3 CACH Current Active Channel O 0000 ADC channel 0 is active O001 ADC channel 1 is active O010 ADC channel 3 is active O101 ADC channel 4 is active O101 ADC channel 5 is active O110 ADC channel 7 is active O111 ADC channel 8 is active 1000 ADC channel 9 is active					0		•			
AD.TRG.BSTTRG in Burst mode 0001										•
O010 Current Sequence is 2								_		mode or by
O011 Current Sequence is 3					0	001 C	Current Seque	nce is 1		
0100 Current Sequence is 4					0	010 C	urrent Seque	nce is 2		
O101 Current Sequence is 5					0	011 C	Current Seque	nce is 3		
O110 Current Sequence is 6					0	100 C	Current Seque	nce is 4		
O111 Current Sequence is 7					_0	101 C	Current Seque	nce is 5		
Current Active Channel Current Active Channel 1 is active Current Active Channel 2 is active Current Active Channel 3 is active Current Active Channel 4 is active Current Active Channel 3 is active Current Active Channel 3 is active Current Active Channel 6 is active Current Active Channel 7 is active Current Active Channel 6 is active Current Active Channel 7 is active Current Active Channel 6 is active Current Active Channel 7 is active Current Active Channel 6 is active Current Active Channel 7 is active Curre					0	110 C	Current Seque	nce is 6		
0000 ADC channel 0 is active 0001 ADC channel 1 is active 0010 ADC channel 2 is active 0011 ADC channel 3 is active 0100 ADC channel 4 is active 0101 ADC channel 5 is active 0110 ADC channel 6 is active 0110 ADC channel 7 is active 1000 ADC channel 8 is active 1000 ADC channel 9 is active			-					nce is 7		
0001 ADC channel 1 is active 0010 ADC channel 2 is active 0011 ADC channel 3 is active 0100 ADC channel 4 is active 0101 ADC channel 5 is active 0110 ADC channel 6 is active 0110 ADC channel 7 is active 1000 ADC channel 8 is active 1000 ADC channel 9 is active				CACH	<u>C</u>	urrent Act	tive Channel			
0010 ADC channel 2 is active 0011 ADC channel 3 is active 0100 ADC channel 4 is active 0101 ADC channel 5 is active 0110 ADC channel 6 is active 0111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active			0							
0011 ADC channel 3 is active 0100 ADC channel 4 is active 0101 ADC channel 5 is active 0110 ADC channel 6 is active 0111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active										
0100 ADC channel 4 is active 0101 ADC channel 5 is active 0110 ADC channel 6 is active 0111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active										
0101 ADC channel 5 is active 0110 ADC channel 6 is active 0111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active 1010 ADC channel 10 is active										
0110 ADC channel 6 is active 0111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active 1010 ADC channel 10 is active										
 O111 ADC channel 7 is active 1000 ADC channel 8 is active 1001 ADC channel 9 is active 1010 ADC channel 10 is active 										
 1000 ADC channel 8 is active 1001 ADC channel 9 is active 1010 ADC channel 10 is active 										
1001 ADC channel 9 is active 1010 ADC channel 10 is active										
1010 ADC channel 10 is active										
TOTT ADC CHAINELT IT IS ACTIVE										
1100 reserved								I IS ACTIVE		
1101 reserved										
1110 reserved										
1111 reserved										

58.77F587'7'cW_'7cblfc'`FY[]ghYf'

The ADC Control registers are 16-bit registers. The ADC Clock Control Register sets the ADC clock for determining the period to execute a conversion.

AD.CCR=0x4000_B008

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPDA				CLKDIV				ADCPD	EXTCLK	CLKINVT			-		
0				0x00				1	0	0					
RW				RW				RW	RW	RW					

15	ADCPDA	ADC R-DAC disable to save power
		Don't set "1" here(it's optional bit)
14	CLKDIV[6:0]	ADC clock divider when EXTCLK is '0'.
8		ADC clock = system clock/CLKDIV
		CKDIV=0 : ADC clock=system clock
		CKDIV=1: ADC clock=stop
7	ADCPD	ADC Power Down
		0 – ADC normal mode
		1 – ADC Power Down mode
6	EXTCLK	Select if ADC uses external clock.
		0 – internal clock(CKDIV enabled)
		1 – external clock(SCU clock-MCCR4)
5	CLKINVT	Divided clock inversion(optional bit)
		0 – duty ratio of divided clock is larger than 50%
		1 – duty ratio of divided clock is less than 50%

58.HF; '587'Hf][[Yf'GYYWN]cb'FY[]ghYf'

ADC Trigger registers are 32-bit registers.

For the ADC Trigger channel register, in Single/Burst mode, all the bit fields are used.

In Burst Conversion mode, only the BSTTRG bit field (bit3~bit0) is used.

AD.TRG=0x4000_B00C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEQTI	RG7			SEQT	rrg6			SEQ	TRG5	;		SEQ	TRG4			SEQ	TRG3	1		SEQT	RG2			SEQT	ΓRG1			QTR STTI		
		0x0				0x0				0x0				0x0				0x0				0x0				0x0			0)x0	1
RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW	R	RW	

31	SEQTRG7	8 th Sequence Trigger Source
28		
27	SEQTRG6	7 th Sequence Trigger Source
24		
23	SEQTRG5	6 th Sequence Trigger Source
20		
19	SEQTRG4	5 th Sequence Trigger Source
16		
15	SEQTRG3	4 th Sequence Trigger Source
12		
11	SEQTRG2	3 rd Sequence Trigger Source
8		
7	SEQTRG1	2 nd Sequence Trigger Source
4		
3	SEQTRG0	1 st Sequence Trigger Source
0	BSTTRG	Burst conversion Trigger Source

Value	Timer (TRGSEL '2'h1)	MPWM (TRGSEL '2'h2)
0	Timer 0	MP.ATR1
1	Timer 1	MP.ATR2
2	Timer 2	MP.ATR3
3	Timer 3	MP.ATR4
4		MP.ATR5
5		MP.ATR6
6	-	воттом
7	-	PERIOD

58,G7GF

587 'GYei YbWY'7\ UbbY 'GY YWIjcb FY[]ghYf

The ADC Burst Mode Channel Select register is a 32-bit register. For ADC single mode, it uses SEQ0CH to select the channel.

AD.SCSR=0x4000_B018

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEQ	7CH			SEQ	6СН			SEQ	5CH			SEQ	4CH			SEQ	зсн			SEQ	2CH			SEQ	1CH			SEQ	<u>0</u> СН	
	0:	κ0			0:	к0			0:	к0			0:	О.			0:	ĸ0			0>	0			0:	ĸ0			0:	О.	
	R	w			R	w			R	w			R	w			R	w			R	N			R	w			R	W	

31	SEQ7CH	8 th conversion sequence channel selection
28		
27	SEQ6CH	7 th conversion sequence channel selection
24		
23	SEQ5CH	6 th conversion sequence channel selection
20		
19	SEQ4CH	5 th conversion sequence channel selection
16		
15	SEQ3CH	4 th conversion sequence channel selection
12		
11	SEQ2CH	3 rd conversion sequence channel selection
8		
7	SEQ1CH	2 nd conversion sequence channel selection
4		
3	SEQ0CH	1 st conversion sequence channel selection
0		This channel should be used for Single mode

58.7F 587 7cbffc FY[]ghYf

The ADC Control register is an 8-bit register.

AD.CR=0x4000_B020

7	6	5	4	3	2	1	0
ASTOP							ASTART
0							0
wo							RW

7	ASTOP	0	No operation
		1	ADC conversion stop (will be clear next @ADC clock)
			If ASTOP is set after a conversion starts, the conversion is
			completed and AD stops.
0	ASTART	0	No ADC conversion
		1	ADC conversion start when single mode (AD.MR.ADMOD
			and AD.MR.SEQCNT are 0x0. this bit will be cleared by
			coming @AD clock.
			If ASTART is set as 0 when ARST is 0 in Timer/MPWM
			trigger event mode, AD converts to AD.MR.SEQCNT once
			and AD stops. ASTART should be written to start the
			conversion sequence again

58.GF 587 GHUhi g FY[]ghYf

The ADC Status register is an 8-bit register.

AD.SR=0x4000_B024

7	6	5	4	3	2	1	0
EOC	ABUSY	-	-	TRGIRQ	EOSIRQ	-	EOCIRQ
0	0	-	-	0	0	-	0
RO	RO	-	<u>-</u>	RC	RC	-	RC

7	EOC	ADC End-of-Conversion flag
		(Start-of-Conversion made by ADC_CLK clears this bit,
		not ASTART)
6	ABUSY	ADC conversion busy flag
-	-	Reserved.
-	-	Reserved.
3	TRGIRQ	ADC Trigger interrupt flag (Write "1" to clear flag)
		(0: no int / 1: int occurred)
2	EOSIRQ	This flag will be set at the end of a burst conversion or a
		sequence convrersion set (Write "1" to clear flag).
		*Sequence conversion set is the operation that AD
		converts to AD.MR.SEQCNT.
		0 None.
		1 End-of-Sequence Interrupt occurred in burst or
		single sequential mode
0	EOCIRQ	This flag will be set upon each conversion in a single is
		occurred (Write "1" to clear flag)
		0 None.
		1 End-of-Conversion Interrupt occurred

58.9F*bhYffi dh'9bUV`Y`FY[]ghYf`

AD.IER=0x4000_B028


7	6	5	4	3	2	1	0
				TRGIRQE	EOSIRQE		EOCIRQE
0	0	0	0	0	0		0
				RW	RW		RW

3	TRGIRQE	ADC trigger conversion interrupt enable
2	EOSIRQE	ADC sequence conversion interrupt enable
1	-	Reserved.
0	EOCIRQE	ADC single conversion interrupt enable

58.8Fa 587 'GYei YbWY'8 UhUFY[]ghYf '\$r +'

The ADC Data registers are 16-bit registers. The ADC Data registers contain the latest conversion results for each of the 8 sequence conversions.

AD.DR0=0x4000_B030, AD.DR1=0x4000_B034, AD.DR2=0x4000_B038, AD.DR3=0x4000_B03C AD.DR4=0x4000_B040, AD.DR5=0x4000_B044, AD.DR6=0x4000_B048, AD.DR7=0x4000_B04C




15 ADCDATA ADC channel 0~7 data (12-bit)
4

: i bWjcbU'8 YgWjdhjcb'

58 7 cbj Yfg]cb H]a]b[8]U[fUa


When AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is 0x0, ADC conversion is started by writing AD.CR.ASTART as '1'. After AD.CR.ASTART is set, Start of Conversion (SOC) is activated in 3 ADC clocks and AD.SR.EOCIRQ is set in 2 ADC clocks and 2 PCLKs after End of Conversion.




:][i fY"%+!&587 'G]b[`Y'AcXY'H]a]b['fK \ Yb'587b"AF '5 AC8 '1 'Ï\$+B'

587'6 i fgh7cbj Yfg]cb'AcXY'H]a]b['8]U[fUa

The Burst Conversion mode (Burst mode) occurs when AD.MR.ADMOD is 0x1. When there are two sources to make SOC in Burst mode, one is the TRG event (TIMER and MPWM) and the other is AD.CR.ASTART. When AD.MR.TRGSEL is set as timer event trigger or MPWM event trigger, SOC is made by the trigger of AD.TRG.BSTTRG (AD.TRG[3:0]). For example, ADC conversion is started by the trigger of TIMER3 if AD.TRG.BSTTRG is set as TIMER3. Once the BSTTRG triggers events, ADC converts ADC channels per the values set in AD.MR.SEQCNT. See Figure 17-3.



:][ifY"%+!' 587 6ifghAcXY"H]a]b['fK\Yb'58"AF"5AC8'1"|% 202




:][ifY"%-+!('587"Hf][[Yf"H]a]b[']b'6ifgh'AcXY"fG9E7BH'1" ÐV%%√ā, 'GYeiYb WY'7cjYfg]cb-Ł


587 GYei YbhjU 7 cbj Yfg]cb A cXY H]a]b[8]U[fUa

Single Sequential Conversion mode (Single Sequential mode) occurs when AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is not 0x0. To set Sequential Conversion mode, AD.MR.AMOD is 2'b00 and AD.MR.SEQCNT is not 2'b00.

The operation of Sequential mode is almost the same as the Burst mode. The difference is the source of SOC. Each SOC is made by the trigger of SEQTRGx as each SEQCNT. See Figure 17-5.



:][ifY"%+!) '587 'GYeiYbh]U'AcXY'H]a]b['fK\Yb'58"AF"5AC8'1 ||\$"UbX'58"AF"G9E7BH© ||\$#B`



:][ifY'%+!* '587 'Hf][[Yf'H]a]b[']b'GYeiYbh]U'AcXY'fG9E7BH'1" ĐV‰z̄, 'GYeiYbWV' 7cjYfg]cbŁ'

% "9`YWf]WU`7\ UfUWYf]gh]Wg`

877\UfUWNf]gh]Wg

5 Vgc`i hY`AU]a i a 'FUh]b[g'

Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions.

HUV'Y'%, !%5 Vgc`i hY'AU]a i a 'FUh]b['

DUfUa YHYf'	Gma Vc`	A]b	AUI.	l b]h
Power Supply (VDD)	VDD	-0.5	+6	V
Analog Power Supply (AVDD)	AVDD	-0.5	+6	V
VDC Output Voltage	VDD18			V
Input High Voltage		-	VDD+0.5	V
Input Low Voltage		VSS - 0.5	-	V
Output Low Current per pin	l _{OL}		5	mA
Output Low Current Total	∑ I _{OL}		40	mA
Output High Current per pin	Іон		5	mA
Output Low Current Total	∑ I _{OH}		40	mA
Power consumption				mW
Input Main Clock Range		4	16	MHz
Operating Frequency		-	40	MHz
Storage Temperature	Tst	-55	+125	°C
Operating Temperature	Тор	-40	+105	°C

87'7\ Uf UWNYf]gh]Wg'

HUV'Y'% !&FYWca a YbXYX'CdYfUrjb['7cbX]rjcb'

DUfUa YhYf	Gma Vc`	7 cbX]h]cb [·]	A]b	Hmd"	AUI.	l b]h
Supply Voltage	VDD		2.2	-	5.5	V
Supply Voltage	AVDD		2.2	-	5.5	V
		MOSC	4	-	16	MHz
Operation Francisco	FREQ	SOSC	-	32.768	-	kHz
Operating Frequency		HSI	38.8	40	41.2	MHz
		LSI	32	40	48	kHz
Operating Temperature	Тор	Тор	-40	-	+105	°C

HUV`Y'%!' '87'9`YWYf]WU'7\ UFUWYYf]gHJWg'fU88'1'Ž) JžHU'1'&) š7Ł

DUfUa YhYf	Gma Vc`	7 cbX]h]cb	A]b	Hmd"	AU.	l b]h
Input Low Voltage	V _{IL}	Schmitt input	-	-	0.2VDD	٧
Input High Voltage	V _{IH}	Schmitt input	0.8VDD	-	-	٧
Output Low Voltage	V _{OL}	I _{OL} = 3mA	-	-	VSS+1.0	V
Output High Voltage	V _{OH}	I _{OH} = -3mA	VDD- 1.0	-	-	٧
Input High Leakage	I _{IH}				4	uA
Input Low Leakage	I _{IL}		-4			
Pull-up Resister	R _{PU}	VDD=5V	30	-	90	kΩ

_

7 i ffYbh7 cbgi a dh]cb

Table 18-4 describes the current consumption in Normal, Sleep, and Power Down modes under various conditions.

HUV`Y'% !('7 i ffYbh7 cbgi a dh]cb']b'9 UW 'AcXY'fHYa dYfUh fY. 'Ž&) š7 'Cb`mL'

DUfUa YhYf	Gma Vc``	7 cbX]ljcb	A]b	Hmd"	AUI.	l b]h	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK= LSIOSC	-	2.6	ı	mA	
		LSIOSC=RUN HSIOSC=OFF MXOSC=OFF SXOSC=OFF HCLK=LSIOSC	-	0.7	-	mA	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=HSIOSC	-	10.3	-	mA	
		LSIOSC=OFF HSIOSC=RUN MXOSC=OFF SXOSC=OFF HCLK=HSIOSC	-	9.4	-	mA	
Normal Operation	IDD _{NORMAL}	IDD _{NORMAL}	LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=MXOSC	-	4.2	-	mA
		LSIOSC=OFF HSIOSC=OFF MXOSC=RUN SXOSC=OFF HCLK=MXOSC	_	3.2	-	mA	
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=SXOSC	-	2.6	-	mA	
			LSIOSC=OFF HSIOSC=OFF MXOSC=OFF SXOSC=RUN HCLK=SXOSC	-	0.7	-	mA

		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=LSIOSC	_	2.5	-	mA
		LSIOSC=RUN HSIOSC=OFF SXOSC=OFF MXOSC=OFF HCLK=LSIOSC	-	0.6	-	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=HSIOSC		7.6		mA
Olean Made	IDD _{SLEEP}	LSIOSC=OFF HSIOSC=RUN SXOSC=OFF MXOSC=OFF HCLK=HSIOSC	-	6.8	-	mA
Sleep Mode		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=MXOSC	_	3.5	-	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=OFF MXOSC=RUN HCLK=MXOSC	_	2.5	-	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=SXOSC	_	2.5	-	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=RUN MXOSC=OFF HCLK=SXOSC	-	0.6	-	mA
PowerDown Mode	IDD _{STOP}	LSIOSC=STOP HSIOSC=STOP SXOSC=STOP MXOSC=STOP HCLK=STOP	-	5	10	uA

BchY.

UART en, 1 port toggle @5V

LSIOSC (40KHz), HSIOSC (40MHz), MXOSC (8MHz), SXOSC (32.768KHz)

DCF'9`YWf]WU'7\UfUWYf]gh]Wg'

HUV'Y'%!) 'DCF'9'YWf]WU'7\ UfUWNYf]gl]Wg'fHYa dYfUri fY.'!(\$'r 'Ž%\$) š7Ł'

DUfUa YhYf	Gna Vc`	7 cbX]ljcb	A]b	Hnd"	AU.	l b]h
Operating Voltage	VDD18		1.6	1.8	2.0	V
Operating Current	IDD _{PoR}	Typ. <6uA If always on	-	60	-	nA
POR Set Level	VR _{PoR}	VDD rising (slow)	1.3	1.4	1.55	٧
POR Reset Level	VF _{PoR}	VDD falling (slow)	1.1	1.2	1.4	٧

@18'9\YWf]WU'7\UfUWNYf]gh]Wg'

HUV`Y`%!* '@18 '9`YWYf]WU`7\ UFUWYYf]gh]Wg`fhYa dYfUh fY. '!(\$'r 'Ž%\$) š7 Ł

DUfUa YhYf	Gna Vc`	7 cbX]l·jcb	A]b	Hnd"	AU.	l b]h
Operating Voltage	VDD		1.7		5	V
Operating Current	IDDLVD	Typ. <6uA when always on	-	1	-	mA
LVD Set Level 0	VLVD0	VDD falling (slow)	1.58	1.73	2.2	V
LVD Set Level 1	VLVD1	VDD falling (slow)	2.4	2.65	3.1	٧
LVD Set Level 2	VLVD2	VDD falling (slow)	3.55	3.7	4.15	V
LVD Set Level 3(1)	VLVD3	VDD falling (slow)	4.2	4.35	4.8	V

Caution: (1) This LVD Voltage level is not recommended, because it sometimes can change LVD detection level at high temperature.

J87.9 YWf JWU 7\ Uf UWYf]gh JWg .

HUV`Y`% !+`J87`9`YWYf]WU`7\ UfUWNYf]gliJWg`fHYa dYfUli fY.`!(\$`r`Ž%\$) š7Ł`

DUfUa YHYf	Gma Vc`	7 cbX]hjcb	A]b	Hmd"	AU.	l b]h
Operating Voltage	VDD _{VDC}		2.2	-	5.5	V
Current Consumption	IDD _{NORM}	@RUN	-	100	150	uA
	IDD _{STOP}	@STOP	-	1	2	uA

91 http://cg7.7/ UfUWhtf]gh]Wg.

HUV`Y`%!, '91 HYfbU`CG7'7\ UfUWHYf]gh]Wg`fHYa dYfUh fY.'!(\$'r 'Ž%\$) š7Ł'

DUfUa YHYf'	Gma Vc`	7 cbX]hjcb	A]b	Hmd '	AUI.	l b]h
Operating Voltage	VDD		2.2	-	5.5	V
IDD		@4MHz/5V	-	240		uA
Frequency	OSCF _{req}		4	-	16	MHz
Output Voltage	OSC _{VOUT}		1.2	2.4	-	V
Load Capacitance	LOAD _{CAP}		5	22	35	pF

587'9'YWf]WU'7\UfUWfYf]gh]Wg'

HUV`Y`% !- "587'9`YWYf]WU`7\ UfUWYYf]gH]Wg`fHYa dYfUh fY. '!(\$'r 'Ž%\$) š7Ł'

DUfUa YhYf	Gma Vc`	7 cbX]h]cb	A]b	Hmd"	AUI.	l b]h
Operating Voltage	AVDD		2.4	5	5.5	٧
Resolution				12		Bit
Operating Current	IDDA				2.8	mA
Analog Input Range			0		AVDD	V
Conversion Rate				-	1.0	MSPS
Operating Frequency	ACLK				16	MHz
DC Assures	INL			±3.5		LSB
DC Accuracy	DNL			±2.5		LSB
Offset Error				±1.5		LSB
Full Scale Error				±1.5		LSB
SNDR	SNDR			68		dB
THD				-70		dB

% "DWV_U Y

@E: D!' &'DUW_U[Y'8]a Ybg]cb'




Figure 19-1 Package Dimension (LQFP-32)

LQFP-48 Package Dimension




Figure 19-2 Package Dimension (LQFP-48)


20. Ordering Information

Table 20-1 identifies the basic features and package styles available for the Z32F0642 MCU.

Table 20-1 Ordering Information

Part Number	Flash	SRAM	UART	SPI	I2C	MPWM	ADC	I/O Ports	Package
Z32F06423AKE	64KB	4KB	2	1	1	1	1-unit 10 ch	30	LQFP-32
Z32F06423AEE	64KB	4KB	2	1	1	1	1-unit 12 ch	44	LQFP-48

Zilog part numbers consist of a number of components, which are described below using part number Z32F06423AKE as an example.



Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at http://support.zilog.com.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/forum.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at http://www.zilog.com.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by ZiLOG manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2
MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2
MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2
MB9BF104NAPMC-G-JNE1 ADUCM410BCBZ-RL7 GD32f303RGT6 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64 EFM32TG825F32-D-BGA48 MB9AFB44NBBGL-GE1 MB9BF304RBPMC-G-JNE2
MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1 MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 ATSAMS70N21A-CN
MK20DX64VFT5 MK50DX128CMC7 MK51DN256CMD10 MK51DX128CMC7 MK53DX256CMD10 MKL25Z32VFT4 LPC1754FBD80
STM32F030K6T6TR ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LC4BA-MU
ATSAM4LS2AA-MU ADuC7023BCPZ62I-R7 ATSAM4LS4CA-CFU STR711FR0T6 XMC1302Q040X0200ABXUMA1
STM32L431RCT6 ADUCM3027BCPZ-R7