

# Hardware User Guide

# Zipcores FMC-SDI Mezzanine Card

ZIP-FMC-SDI Rev. A January 2023



# Table of Contents

Overview	
Introduction	
Board layout	
Key features	
Block diagram	
Detailed description	5
SDI Adaptive cable equalizers	5
SDI Deserializers with LVDS interface	
SDI Loop-through outputs	
DVB-ASI mode	7
Note on data sampling and SMPTE video decoding	7
General purpose PMOD™ headers	
ANSI/VITA 57.1 FMC™ connector	8
Board power supplies	
Appendices	
Appendix A: Examples of supported FMC base-boards	9
Appendix B: FMC connector pinout (rows H/G)	
Appendix C: FMC connector pinout (rows D/Ć)	
Appendix D: List of supporting design files	
Appendix E: Running the example demo	



## Overview

#### Introduction

The Zipcores FMC-SDI Mezzanine card is a dual-channel SDI video signal receiver with additional loop-through outputs. The SDI inputs are fully independent and are capable of deserializing all standard SMPTE serial video formats from 125 Mbps up to 2.97 Gbps. Example standards include: 3G-SDI (SMPTE 424M), HD-SDI (SMPTE 292M), ED-SDI (SMPTE 344M), SD-SDI (SMPTE 259M) and also DVB-ASI stream. The card conforms to the ANSI/VITA 57.1 FMC<sup>™</sup> mezzanine standard, allowing connection to a wide range of base-boards and FMC-compliant systems. Examples include development boards from AMD/Xilinx®, Intel/Altera®, Avnet®, Digilent® and Microchip®. For evaluation boards with two or more FMC connectors then the FMC-SDI card may easily be scaled-up to provide 4 or more SDI video inputs.

One key advantage of the FMC-SDI card is the fact that it uses a simple LVDS interface with the base board or host system. This means that the card is suitable for a wide range of FPGA and SoC devices that don't feature high-speed serial transceivers. Examples include the lower-cost Zynq-7000 SoCs and Spartan-7 FPGAs from AMD/Xilinx®. In addition, the card features adaptive cable-equalization to allow long cable lengths of over 100 meters at 3G-SDI speeds. Finally, the card also performs full recovery of the video pixel clock. This makes the card ideal for simple video processing, switching and pass-through applications without the need for a video frame buffer or external clock synchronization circuitry.

Figures (1) and (2) show the general board layout and the distribution of main board components.

#### **Board layout**




Figure 1: ZIP-FMC-SDI Rev. A board (top view)






Figure 2: ZIP-FMC-SDI Rev. A board (bottom view)

#### Key features

- 2 x SDI video inputs (75Ω nominal)
- 2 x SDI video loop-through outputs (75Ω nominal)
- Standard BNC (right angle) female connectors x 4
- Standard ANSI/VITA 57.1 FMC<sup>™</sup> LPC connector
- Also compatible with FMC-HPC and FMC+
- Support for 3G-SDI, HD-SDI, ED-SDI, SD-SDI and DVB-ASI
- SMPTE 344M, SMPTE 259M, SMPTE 292M, SMPTE 424M
- Support for 120m coaxial cable @ 3G-SDI rates
- 2 x Adaptive cable equalizers from TI® (LMH0344)
- 2 x SDI-to-LVDS de-serializers from TI® (LMH0341)

- Carrier detect and video clock locked indicator LEDs
- Manual jumper settings for bypass, mute and loopthru mode
- 5 x pairs of LVDS data and 1 x LVDS clock (via FMC)
- Programmable H/W resets for each channel (via FMC)
- Main power drawn from the 12V pin on the FMC connector
- Compatible with all FMC VADJ settings up to 2.5V (max)
- 2 x general-purpose PMOD™ headers for debug and GPIO
- 2 x M3 mounting holes for securing the FMC connector
- 2 x M3 mounting holes for supporting standoff 'legs'
- Compatible with a wide range of FMC base-boards



#### Block diagram




Figure 3: Block diagram of the main functions showing connectivity with the FMC LPC

# **Detailed description**

#### SDI Adaptive cable equalizers

The SDI inputs to the mezzanine card are standard SMPTE signals with a maximum data rate of 2.97 Gbps and a minimum rate of 125 Mbps. The input connectors are  $75\Omega$  female BNC. On entering the card, the input signals feed into a pair of adaptive cable equalizer ICs, part number LMH0344 from Texas Instruments. The equalizer ICs perform a number of operations including: filtering, DC level correction and amplification. The end result is a clean differential output signal with improved SNR that is then passed to the SDI de-serialization stages. The equalizer ICs also feature a carrier detect signal that is connected to a green LED indicator. The LED will light when a valid SMPTE signal is detected at the SDI inputs.




The FMC-SDI card also features a pair of jumpers on the board which operate the mute and bypass functions of the equalizers. When mute is asserted then the SDI outputs are disabled. When bypass is asserted then the equalizer function is bypassed and the SDI signals pass straight through.

#### SDI Deserializers with LVDS interface

After signal clean-up and DC restoration the differential SDI signals pass into a pair of deserializer ICs, part number LMH0341 from Texas Instruments. Both channels A & B are completely independent and are served by a separate deserializer. As such, it is possible to receive a different format SMTPE stream on either input if necessary. For instance, one channel running HD-SDI and the other 3G-SDI.

The interface with the FMC connector is a standard LVDS interface with 5 data lanes for the 10-bit SMPTE data and 1 clock lane for the recovered pixel clock. The  $100\Omega$  LVDS termination must be implemented in the receiving device. For example, this is easily achieved in Xilinx FPGAs with the I/O property 'DIFF\_TERM' set to TRUE in the design constraints file.

Note that by default, the recovered LVDS clock (RXCLK) runs at 2 x the pixel clock rate. So for instance, if the video mode is HD1080p60 (SMPTE 424M), then the RXCLK will be running at 297 MHz. This is double the pixel clock frequency of 148.5 MHz for this mode of operation. Figure (4) below shows an (annotated) excerpt from the LMH0341 datasheet that gives more detailed timing information.



RX0 to RX4 sampled on both edges of RXCLK (DDR)

Figure 4: LVDS interface timing diagram showing relationship between the bit sampling, clock and data lanes

Note that it is recommended that the SDI deserializers are held in a reset state while the host board is powering up. Reset is active low. Once the system is stable then the H/W reset into the deserializers may be asserted high to resume normal operation. In applications where only one SDI video input is required, then the user may choose to maintain that input in reset in order to save power.



#### SDI Loop-through outputs

The SDI re-clocked outputs feed into separate BNC connectors on the card. These clean, re-clocked and amplified outputs may be used by other external equipment for further video processing or monitoring. There is a separate jumper on the FMC card for both channels that enables or disables the loop-through function. If a loop-through output is not needed, then it is recommended that the loop-through be disabled to save power.

#### DVB-ASI mode

DVB-ASI mode is enabled with another jumper on the FMC card. When enabled, the SDI deserializers expect to receive a standard DVB-ASI stream.

When the DVB-ASI mode is enabled, an internal framer and 8b10b decoder is engaged such that the data appearing on RX0-RX3 will represent a nibble of the decoded 8b10b data. RX4 is an Idle character detect and is asserted high if the data being presented on RX0-RX3 represents the idle character. The Least Significant Nibble of data is presented on the rising edge of RXCLK, and the most significant on the falling edge of RXCLK. The default idle character is the K28.5 symbol.

Note that the internal 8b10b decoder needs to receive up to 110 consecutive K28.5 characters to properly initialize and frame the data so that the decoded 8b10b data presented at the output of the device is correct. Please refer to the LMH0341 datasheet for more detailed information regarding the DVB-ASI mode of operation.

#### Note on data sampling and SMPTE video decoding

Normally the LVDS data will be captured in the host system using the input DDR registers or ISERDES components that are available in the FPGA or SoC on the base board. Likewise, there are PLL or clock management resources on the FPGA that may be used to generate the pixel clock from the RXCLK. Data sampling must be done in accordance with the timing described in Figure (4) above.


The end result after data capture is a parallel 20-bit stream that contains the raw SMPTE video data in YcbCr 4:2:2 format. This 20-bit stream then requires descrambling, framing and decoding inside the FPGA logic in order to recover the original standard SMPTE video signal. This will normally be in a format such as SMPTE 296M (HD720p) or SMPTE 274M (HD1080p) depending the SDI standard used.

To help with project development, Zipcores provides a complete set of demo source files that performs the LVDS data capture and decoding functions in order to generate a standard SMPTE video stream. These demo files are provided for the AMD/Xilinx 7-series devices. In addition, other devices may be supported on request. Texas Instruments also have free evaluation IP Cores for the video decoding functions. For more information, please refer to Appendices D and E that describe the application demo in more detail.

#### General purpose PMOD<sup>™</sup> headers

The board features two separate 12-pin male headers (J6 & J7) that conform to the PMOD standard for a general purpose bi-directional GPIO interface. The PMOD pins are connected to the spare pins on the FMC connector and are useful for general debug and additional board connectivity.

Note that the VCC pin is connected to the VADJ voltage on the FMC connector which is a slight deviation from the normal PMOD specification (normally 3.3V fixed). The VADJ voltage is adjustable according to the setting on the base-board. Each PMOD pin also has a 100Ω resistor in series to limit potential damage to the I/O of the source or sink device. Figure (5) below describes the pinout of the PMOD headers.



(Pins in brackets are the FMC connector pin numbers)



#### ANSI/VITA 57.1 FMC<sup>™</sup> connector

The mezzanine card uses a standard ANSI/VITA 57.1 FMC connector. The pinouts of the connector are configured with the Low-Pin-Count (LPC) option occupying sub-sets of rows D/C and G/H. Although the pinouts are designed for the LPC connector, the mezzanine card is also compatible with the High-Pin-Count connector (HPC). Note that in the case of HPC then rows A/B, E/F and K/J will be left unconnected. A detailed specification of the FMC connector may be found on the Samtec® website here:

https://www.samtec.com/standards/vita/fmc

The FMC standard connector is used in a wide selection of FPGA development boards from vendors such as AMD/Xilinx®, Intel/Altera®, Avnet® and Digilent®. Xilinx in particular have adopted the FMC standard in all their FPGA and SoC development boards. Appendix A gives some examples of FMC compatible base-boards. More information can be found on the Xilinx website just here:

https://www.xilinx.com/products/boards-and-kits/fmc-cards.html

A full description of the FMC connector pinout with the mezzanine card is given in Appendix B.

#### Board power supplies

The main power on the board is derived from the fixed 12V supply on the FMC connector corresponding to pins C35 and C37. A series of linear regulators are used to generate the 3.3V and 2.5V supplies used by the board components.

The adjustable voltage setting (VADJ) is used for the FMC differential LVDS pins and other control pins on the card. The VADJ supply corresponds to pins G29 and H40 on the FMC connector. Most base-boards have a jumper setting that permits the VADJ voltage to be set to 1.8V or 2.5V. Setting VADJ to 2.5V is recommended to achieve the best possible noise immunity and performance of the LVDS I/O. However, a 1.8V setting will also work correctly and has been tested on Xilinx devboards with Spartan-6, Artix-7 FPGAs and Zynq SoCs.

During normal operation with both the SDI channels being driven and the loop-through output drivers enabled, the *maximum* power dissipation of the mezzanine card is ~3W with a peak current draw of 250 mA.

## Appendices



#### Appendix A: Examples of supported FMC base-boards

ZYNQ-BASED SYSTEMS

Base-board name	Supplier	No. of FMCs	VADJ options
ZedBoard www.zedboard.org/product/zedboard	Digilent/Avnet	1 x LPC	1.8V, 2.5V, 3.3V
MicroZed FMC Carrier Card www.zedboard.org/product/microzed-fmc-carrier	Avnet	1 x LPC	1.8V, 2.5V, 3.3V
PicoZed FMC Carrier Card V2 www.zedboard.org/product/picozed-fmc-carrier-card-v2	Avnet	1 x LPC	1.8V, 2.5V, 3.3V
Xilinx Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit www.xilinx.com/products/boards-and-kits/zcu104.html	Xilinx/Avnet	1 x LPC	1.2V, 1.5V, 1.8V
Xilinx Zynq-7000 SoC ZC702 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-z7-zc702-g.html	Xilinx/Avnet	2 x LPC	2.5V fixed
Xilinx Zynq-7000 SoC ZC706 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-z7-zc706-g.html	Xilinx/Avnet	1 x LPC + 1 x HPC	2.5V fixed

#### GENERAL FPGA-BASED SYSTEMS

Base-board name	Supplier	No. of FMCs	VADJ options
Spartan-7 FPGA SP701 Evaluation Kit www.xilinx.com/products/boards-and-kits/sp701.html	Xilinx/Avnet	1 x LPC	2.5V fixed
Nexys Video Artix-7 FPGA store.digilentinc.com/nexys-video-artix-7-fpga-trainer-board-for-multimedia- applications/	Digilent	1 x LPC	1.2V, 1.8V, 2.5V, 3.3V
Xilinx Artix-7 FPGA AC701 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-a7-ac701-g.html	Xilinx/Avnet	1 x HPC	1.8V, 2.5V, 3.3V
Xilinx Kintex-7 FPGA KC705 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html	Xilinx/Avnet	1 x LPC + 1 x HPC	1.8V, 2.5V, 3.3V
Genesys 2 Kintex-7 FPGA Development Board store.digilentinc.com/genesys-2-kintex-7-fpga-development-board/	Digilent	1 x HPC	1.2V, 1.8V, 2.5V, 3.3V
NetFPGA-1G-CML Kintex-7 FPGA Development Board store.digilentinc.com/netfpga-1g-cml-kintex-7-fpga-development-board/	Digilent	1 x HPC	1.2V, 1.8V, 2.5V, 3.3V, 0.0V
Xilinx Virtex-7 FPGA VC707 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-v7-vc707-g.html	Xilinx/Avnet	2 x HPC	1.2V, 1.5V, 1.8V
Xilinx Virtex-7 FPGA VC709 Connectivity Kit www.xilinx.com/products/boards-and-kits/dk-v7-vc709-g.html	Xilinx/Avnet	1 x HPC	1.8V fixed
NetFPGA-SUME Virtex-7 FPGA Development Board store.digilentinc.com/netfpga-sume-virtex-7-fpga-development-board/	Digilent	1 x HPC	1.2V, 1.8V, 2.5V, 3.3V, 0.0V

#### ULTRASCALE-BASED SYSTEMS

Base-board name	Supplier	No. of FMCs	VADJ options
Xilinx Kintex UltraScale FPGA KCU105 Evaluation Kit www.xilinx.com/products/boards-and-kits/kcu105.html	Xilinx/Avnet	1 x LPC + 1 x HPC	1.2V, 1.5V, 1.8V, 0.0V
Xilinx Kintex UltraScale FPGA KCU1250 Characterization Kit www.xilinx.com/products/boards-and-kits/ck-u1-kcu1250-g.html	Xilinx/Avnet	3 x HPC	1.8V fixed
Xilinx Virtex UltraScale FPGA VCU108 Evaluation Kit www.xilinx.com/products/boards-and-kits/ek-u1-vcu108-g.html	Xilinx/Avnet	2 x HPC	1.2V, 1.5V, 1.8V, 0.0V
Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit www.xilinx.com/products/boards-and-kits/vcu118.html	Xilinx/Avnet	1 x HPC	1.2V, 1.5V, 1.8V



### Appendix B: FMC connector pinout (rows H/G)

FMC pin	VITA net name	FMC-SDI net name	FMC pin	VITA net name	FMC-SDI net name
H1	VREF_A_M2C	N/C	G1	GND	GND
H2	PRSNT_M2C_L	N/C	G2	CLK1_M2C_P	N/C
H3	GND	GND	G3	CLK1_M2C_N	N/C
H4	CLK0_M2C_P	N/C	G4	GND	GND
H5	CLK0_M2C_N	N/C	G5	GND	GND
H6	GND	GND	G6	LA00_P_CC	N/C
H7	LA02_P	FMC_PMOD4_P	G7	LA00_N_CC	N/C
H8	LA02_N	FMC_PMOD4_N	G8	GND	GND
H9	GND	GND	G9	LA03_P	FMC_SMB_CS_A
H10	LA04_P	FMC_PMOD3_P	G10	LA03_N	FMC_RSTN_A
H11	LA04_N	FMC_PMOD3_N	G11	GND	GND
H12	GND	GND	G12	LA08_P	FMC_SMB_SDA
H13	LA07_P	FMC_PMOD2_P	G13	LA08_N	FMC_SMB_SCK
H14	LA07_N	FMC_PMOD2_N	G14	GND	GND
H15	GND	GND	G15	LA12_P	RX4_CHB_P
H16	LA11_P	FMC_PMOD1_P	G16	LA12_N	RX4_CHB_N
H17	LA11_N	FMC_PMOD1_N	G17	GND	GND
H18	GND	GND	G18	LA16_P	RX1_CHB_P
H19	LA15_P	FMC_PMOD8_P	G19	LA16_N	RX1_CHB_N
H20	LA15_N	FMC_PMOD8_N	G20	GND	GND
H21	GND	GND	G21	LA20_P	RX0_CHB_P
H22	LA19_P	FMC_PMOD7_P	G22	LA20_N	RX0_CHB_N
H23	LA19_N	FMC_PMOD7_N	G23	GND	GND
H24	GND	GND	G24	LA22_P	N/C
H25	LA21_P	FMC_PMOD6_P	G25	LA22_N	N/C
H26	LA21_N	FMC_PMOD6_N	G26	GND	GND
H27	GND	GND	G27	LA25_P	RX2_CHA_P
H28	LA24_P	FMC_PMOD5_P	G28	LA25_N	RX2_CHA_N
H29	LA24_N	FMC_PMOD5_N	G29	GND	GND
H30	GND	GND	G30	LA29_P	RX1_CHA_P
H31	LA28_P	RX0_CHA_P	G31	LA29_N	RX1_CHA_N
H32	LA28_N	RX0_CHA_N	G32	GND	GND
H33	GND	GND	G33	LA31_P	N/C
H34	LA30_P	N/C	G34	LA31_N	N/C
H35	LA30_N	N/C	G35	GND	GND
H36	GND	GND	G36	LA33_P	N/C
H37	LA32_P	N/C	G37	LA33_N	N/C
H38	LA32_N	N/C	G38	GND	GND
H39	GND	GND	G39	VADJ	VADJ
H40	VADJ	VADJ	G40	GND	GND



# Appendix C: FMC connector pinout (rows D/C)

FMC pin	VITA net name	FMC-SDI net name	FMC pin	VITA net name	FMC-SDI net name
D1	PG_C2M	N/C	C1	GND	GND
D2	GND	GND	C2	DP0_C2M_P	N/C
D3	GND	GND	C3	DP0_C2M_N	N/C
D4	GBTCLK0_M2C_P	N/C	C4	GND	GND
D5	GBTCLK0_M2C_N	N/C	C5	GND	GND
D6	GND	GND	C6	DP0_M2C_P	N/C
D7	GND	GND	C7	DP0_M2C_N	N/C
D8	LA01_P_CC	N/C	C8	GND	GND
D9	LA01_N_CC	N/C	C9	GND	GND
D10	GND	GND	C10	LA06_P	N/C
D11	LA05_P	N/C	C11	LA06_N	N/C
D12	LA05_N	N/C	C12	GND	GND
D13	GND	GND	C13	GND	GND
D14	LA09_P	FMC_SMB_CS_B	C14	LA10_P	N/C
D15	LA09_N	FMC_RSTN_B	C15	LA10_N	N/C
D16	GND	GND	C16	GND	GND
D17	LA13_P	RX3_CHB_P	C17	GND	GND
D18	LA13_N	RX3_CHB_N	C18	LA14_P	RX2_CHB_P
D19	GND	GND	C19	LA14_N	RX2_CHB_N
D20	LA17_P_CC	RXCLK_CHA_P	C20	GND	GND
D21	LA17_N_CC	RXCLK_CHA_N	C21	GND	GND
D22	GND	GND	C22	LA18_P_CC	RXCLK_CHB_P
D23	LA23_P	RX4_CHA_P	C23	LA18_N_CC	RXCLK_CHB_N
D24	LA23_N	RX4_CHA_N	C24	GND	GND
D25	GND	GND	C25	GND	GND
D26	LA26_P	N/C	C26	LA27_P	RX3_CHA_P
D27	LA26_N	N/C	C27	LA27_N	RX3_CHA_N
D28	GND	GND	C28	GND	GND
D29	тск	N/C	C29	GND	GND
D30	TDI	N/C	C30	SCL	N/C
D31	TDO	N/C	C31	SDA	N/C
D32	3P3VAUX	N/C	C32	GND	GND
D33	TMS	N/C	C33	GND	GND
D34	TRST_L	N/C	C34	GA0	N/C
D35	GA1	N/C	C35	12P0V	12V
D36	3P3V	N/C	C36	GND	GND
D37	GND	GND	C37	12P0V	12V
D38	3P3V	N/C	C38	GND	GND
D39	GND	GND	C39	3P3V	N/C
D40	3P3V	N/C	C40	GND	GND



#### Appendix D: List of supporting design files

The FMC-SDI card has a number of supporting design files and documents that may be downloaded from the Zipcores website at: <u>www.zipcores.com/downloads.html</u>. Most of the design files are source-code files that are required for building and running the example demo as described in Appendix E. A list of these files and a brief description is given below:

Description
Folder containing various design documents.
FMC-SDI hardware user guide (this document). FMC-SDI design schematics. FMC-SDI regulatory compliance and safety information. FMC-SDI gerber (summary). FMC-SDI bill of materials. FMC-SDI assembly drawings.
Folder containing the physical constraints for the Xilinx Vivado project.
Example master 'XDC' file that defines all the top-level pinouts and design constrains for the FMC-SDI card when connected to the ZedBoard base-board. This file may be adapted for use with all Xilinx FPGAs.
This folder contains the Vivado project environment for the demo.
Vivado project setup file (double click to invoke project).
This folder contains the top-level VHDL source-code files for the example demo. The main top-level files are:
The top-level component. The top-level testbench for the VHDL simulation.
This folder contains the Modelsim® simulation environment in order to run a VHDL hardware simulation of the demo. You will need to obtain
a copy of Mentor Graphics Modelsim in order to use these files. Modelsim project setup file (double click to invoke project).
This folder contains various datasheets, schematics and design notes for the components on the FMC-SDI card.

Zipcores offers a wide range of IP Cores and custom solutions for the FMC-SDI mezzanine card. As well as Xilinx devices, we can provide IP for other FPGAs or SoCs on request. If you have a specific requirement or simply want to discuss a potential solution then please get in touch. Further details may be found by visiting our website or contacting us at: <a href="https://www.zipcores.com/help.php">www.zipcores.com/help.php</a>.



#### Appendix E: Running the example demo

A simple demo is provided to get started with the FMC-SDI card. The demo demonstrates the reception of 2 x SDI signals (channels A & B) and the subsequent decoding of the SMPTE video data on each channel for debug and further processing. The demo supports both HD-SDI and 3G-SDI video modes and generates debug flags on the FMC-card PMOD headers. In order to run the demo, the following basic lab setup is recommended:

- SDI video signal generator capable of generating an HD-SDI or 3G-SDI signal (e.g. Questtel 1B-SDI-PTG). Example video formats could be 720p60, 1080p60, 1080p60 or 1080i60.
- Oscilloscope for monitoring the sync/debug flags on the PMOD headers for each channel (e.g. Tektronix MDO3014).
- Scope probes for connecting to the PMOD headers.
- 2 x coaxial cables (75Ω) with BNC connectors and/or adapters.
- Digilent/Avnet Zedboard (<u>http://zedboard.org/product/zedboard</u>). This will be used as the base board on which the FMC-SDI Mezzanine card will be mounted. (Note: other base boards may be supported on request. Please contact us for more details).
- Standoff legs and screws (size M3) in order to secure the FMC-SDI card to the base-board and provide structural support for the card on the bench.
- Xilinx Vivado Software (rev. 2018.3 or later) together with the ZedBoard board definition files.
- USB cable for programming the ZedBoard.

Once the equipment is set up then the user should invoke the Vivado software and load the project environment 'fmc\_sdi\_top.xpr' which is in the 'vivado' folder as described in Appendix D above. The same directory structure should be maintained so that the links and dependencies are correctly resolved. If the project loads correctly, the initial project layout should look something like Figure 6 below:

	MC_SDLREVA/user_demo/vivado/fmc_sdi_top.upr  - Vivado 2018.3				-		<	
	Elle Edit Fjow Iools Reports Window Layout Yiew Help 💁 Quick Access						Ready	
Flow Navigator 😤 🔶 ? _	PROJECT MANAGER - fmc_sdi_top					III Default Layout	2	/
PROJECT MANAGER	PROJECT MANAGER - Inic_sol_iop						£	^
Settings	Sources ? _ D D ×	Project Summary				?		
Add Sources		Overview   Dashboard						
Language Templates	Design Sources (1) State in the st	Settings Edit						î
👎 IP Catalog	Constraints (1)     E Simulation Sources (1)		ic_sdi_top /ZIPCORES FMC SDI REVA/user demo	Avivado				
✓ IP INTEGRATOR	> 🗁 Utility Sources		nq-7000					
Create Block Design			dBoard Zyng Evaluation and Developmen	t Kit (xc7z020clg484-1)				
Open Block Design			ic_sdi_top IDL					
Generate Block Design		Simulator language: Mi	xed					
✓ SIMULATION	Hierarchy Libraries Compile Order	Board Part						
Run Simulation	Hierarchy Libraries Complie Order							
✓ RTL ANALYSIS	Synthesis Run Properties $? \_ \Box \Box \times$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Display name: ZedBoard Zyng Evaluation and Development Kit Board part name: em.avnet.com.zed:part0:1.4					
Open Elaborated Design	▷ synth_1 ←   ⇒   ✿		onnections					
	Name: synth_1	Repository path: C:/Xilinx/Vivado/2018.3/data/boards/board_files			-125-1	14 (M)	1	
✓ SYNTHESIS	Part @xc7z020clg484-1 (active)		/www.zedboard.org Board Zyng Evaluation and Development K	it		The second secon		
Run Synthesis	Description: Vivado Synthesis Defaults					1 Overlage of 100 feet week solution of load		
<ul> <li>Open Synthesized Design</li> </ul>	Status: Not started							
✓ IMPLEMENTATION	Constraints: 🕞 constrs_1 (active) 🗸	Synthesis		Implementation	Su	mmary   Route Sta	tus	
Run Implementation	<	Status: Not sta	arted	Status:	Not started			
> Open Implemented Design	General Properties Options Log 4 ▶ ≡	Messages: No err	ors or warnings	Messages:	No errors or warnings		,	~
✓ PROGRAM AND DEBUG	Tcl Console Messages Log × Reports D	Design Runs				?	_ 0 0	
Generate Bitstream	9.11.0							
Open Hardware Manager							,	^
	. <							×
	Synthesis Implementation Simulation							

Figure 6: Initial Vivado project startup for demo



Once the project is loaded then the next step is to build the bitstream for programming the FPGA. Click on 'Generate Bitstream' in the project manager window and wait for the compile process to complete. After the bitstream is generated then open the hardware manager and program the ZedBoard. Figure (7) below shows an example bench setup with the FMC-SDI card connected to the dual SDI signal generator.





Figure 7: Bench setup showing FMC-SDI card connected to the Digilent ZedBoard and the scope connected to the PMOD header for debug

Note that 'BTNC' on the Zedboard (centre button) serves as the main H/W reset. If there are any issues with the SDI signal failing to lock then the H/W reset may me pressed to reset the H/W to initial conditions.





# 3G-SDI input - EAV, SAV, TRS and clock

Figure 8: Scope traces on the PMOD connector showing debug flags for a 3G-SDI (HD1080p60) locked input signal

For the demo, the PMOD connectors (J6 and J7) are wired identically as follows:

FMC_PMOD1_P / FMC_PMOD5_P
FMC_PMOD1_N / FMC_PMOD5_N
FMC_PMOD2_P / FMC_PMOD6_P
FMC_PMOD2_N / FMC_PMOD6_N
FMC_PMOD3_P / FMC_PMOD7_P
FMC_PMOD3_N / FMC_PMOD7_N
FMC_PMOD4_P / FMC_PMOD8_P
FMC_PMOD4_N / FMC_PMOD8_N

- EAV flag
- SAV flag
- TRS flag
- HD mode detected (active high)
- SD mode detected (not implemented in this demo)
- 3G mode detected (active high)
- SDI video signal locked (active high)
- Divided down pixel clock (divided by 10)

Note that channel A debug signals are connected to header J7 (PMOD1-4) and Channel B debug signals are connected to header J6 (PMOD5-8). Please refer to the demo source-code for more details.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Programmable Logic IC Development Tools category:

Click to view products by Zipcores manufacturer:

Other Similar products are found below :

88980182 NAE-CW310-K410T-SCA LCMXO2-1200ZE-P1-EVN LCMXO2-4000HE-DSIB-EVN LCMXO3L-SMA-EVN A2F500-DEV-KIT-2 LCMXO3LF-9400C-ASC-B-EVN 410-352 LF-EVDK1-EVN LFE5UM5G-45F-VERSA-EVN 471-014 SL001 EK-10CL025U256 P0496 P0493 cs-beaglewire-01 RXCA10S066PF34-IDK0SA SLG4DVKADV Hinj SNOMAKRKIT SnoMakrR10 DK-DEV-10AX115S-A DK-DEV-10M50-A DK-DEV-1SDX-P-A DK-DEV-1SDX-P-0ES DK-DEV-3CLS200N DK-DEV-4CGX150N DK-DEV-5SGSMD5N DK-MAXII-1270N DK-SI-1SGX-H-A DK-SI-5SGXEA7N EK-10M08E144 ABX00022 ATF15XX-DK3-U cs-fomu-01 CS-ICEBREAKER-01 CS-ULX3S-01 DFR0600 SLG46824V-DIP SLG46826V-DIP SLG47105V-EVB SLG4DVKINTRO 240-114-1 410-183 410-248 410-292 410-300 410-316 410-319-1 410-328-35