

# Key Design Features

- Synthesizable, technology independent IP Core for FPGA, ASIC and SoC
- Supplied as human readable VHDL (or Verilog) source code
- 32-bit floating-point arithmetic
- IEEE 754 compliant¹
- High-speed fully pipelined architecture
- Variable latency from 2 to 24 clock cycles

#### **Applications**

- Floating-point pipelines and arithmetic units
- Floating-point processors

#### Pin-out Description

Pin name	1/0	Description	Active state
clk	in	Synchronous clock	rising edge
en	in	Clock enable	high
v1 [31:0]	in	Input operand in IEEE 754 format	data
vout [31:0]	out	Output result in IEEE 754 format	data
reg_stages	in	Generic parameter fixes latency at compile time	N/A

# **Functional Specification**

Operand v1	Result
Standard IEEE	√ v1
	If  v1  > MaxFloat then result is Inf
	If  v1  ≤ MinFloat then result is 0
	(Inputs are assumed unsigned)
NaN	NaN
Inf	Inf
0	0

## **Block Diagram**




Figure 1: 32-bit Floating-point Square-root

# **General Description**

The IEEE\_SQRT IP Core (Figure 1) is a high-speed fully pipelined 32-bit bit floating-point square-root function based on the IEEE 754 standard. The arrangement of the 32-bit floating-point number is summarized below:

		LOB
Exponent	Mantissa	
(8-bits)	(23-bits)	

All input and output values comply with the IEEE 754 specification. The real number representation is calculated according to the formula:

$$Value = -1(S) * 2^{(E-127)} * 1.M$$

The square-root is fully compliant with the IEEE 754 specification with the exception that denormalized (subnormal) numbers are treated as zero throughout the implementation. In addition, all input operands are assumed to be unsigned. The maximum floating-point value that may be represented in hex is 0x7F7FFFFF or 0xFF7FFFFF (+/- MaxFloat). Likewise, the minimum floating-point value that may be represented is 0x00800000 or 0x80800000 (+/- MinFloat). This means that a real number lies in the range:

$$2^{-126} \le Value \le 2^{127}(2-2^{-23})$$

Other points to note are that a NaN is always generated as the value 0xFFC00000. By default, the square-root result uses round towards zero, although other rounding methods are available on request.

All values are sampled on the rising clock-edge of  $\emph{clk}$  when  $\emph{en}$  is high. The latency of the square-root pipeline is generic and may be fixed during synthesis. Integer values of between 2 and 24 clock cycles are possible,

1 Some minor features diverge from the IEEE 754 specification



The overall latency given by a round-up of the following calculation:

$$Latency = (23 / reg stages) + 1$$

## **Functional Timing**

Figure 2 demonstrates the square-root of 0x3FA00000 (or  $\sqrt{1.25}$  = 1.118034 in real numbers). In this particular case, the generic parameter *reg\_stages* has been set to 12 giving a result with a latency of 3 clock cycles (23/12+1).




Figure 2: Square-root of a floating-point number with the pipeline latency fixed at 3 clock cycles

#### Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

Source file	Description
ieee_sqrt_subquare.vhd	Pipelined sqaure-root subtract- square module
ieee_sqrt_pipe.vhd	Pipelined square-root module
ieee_sqrt.vhd	Top-level component
ieee_sqrt_bench.vhd	Top-level test bench

# **Functional Testing**

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is as follows:

- ieee\_sqrt\_subsquare.vhd
- 2. ieee sqrt pipe.vhd
- 3. ieee\_sqrt.vhd
- 4. ieee\_sqrt\_bench.vhd

The simulation must be run for at least 2 ms during which time an input stimulus of randomized floating-point numbers will generated at the module input.

The simulation generates two text files called: <code>ieee\_sqrt\_in.txt</code> and <code>ieee\_sqrt\_out.txt</code>. These files respectively capture the input and output floating-point numbers during the course of the test.

# Synthesis and Implementation

The source files required for synthesis and the design hierarchy is shown below:

- ieee\_sqrt.vhd
  - ieee\_sqrt\_pipe.vhd
  - ieee\_sqrt\_subsquare.vhd

The VHDL core is designed to be technology independent. However, as a benchmark, synthesis results have been provided for the Xilinx® 7-series FPGAs. Synthesis results for other FPGAs and technologies can be provided on request.

By adding more pipeline stages (reducing the value of the *reg\_stage* generic) will result in faster implementations. Conversely, reducing the number of pipeline stages will generally result in a smaller but slower design.

Trial synthesis results are shown with a setting of *reg\_stages* = 1 (maximum pipelining). Resource usage is specified after Place and Route.

#### XILINX® 7-SERIES FPGAS

Resource type	Artix-7	Kintex-7	Virtex-7
Slice Register	861	861	861
Slice LUTs	1148	1146	1147
Block RAM	0	0	0
DSP48	44	44	44
Occupied Slices	460	435	440
Clock freq. (approx)	150 MHz	200 MHz	250 MHz

#### **Revision History**

Revision	Change description	Date
1.0	Initial revision	18/10/2010
1.1	Added <i>reg_stages</i> generic to allow flexible pipeline depths. Updated synthesis results.	25/11/2011
1.2	Cosmetic changes to the source code Updated results for Xilinx® 7-series	02/07/2018

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Development Software category:

Click to view products by Zipcores manufacturer:

Other Similar products are found below:

SRP004001-01 SW163052 SYSWINEV21 WS01NCTF1E W128E13 SW89CN0-ZCC IP-UART-16550 MPROG-PRO535E AFLCF-08-LX-CE060-R21 WS02-CFSC1-EV3-UP SYSMAC-STUDIO-EIPCPLR 1120270005 SW006021-2H ATATMELSTUDIO 2400573 2702579 2988609 SW006022-DGL 2400303 88970111 DG-ACC-NET-CD 55195101-101 55195101-102 SW1A-W1C MDK-ARM SW006021-2NH B10443 SW006021-1H SW006021-2 SW006023-2 SW007023 MIKROE-730 MIKROE-2401 MIKROE-499 MIKROE-722 MIKROE-724 MIKROE-726 MIKROE-728 MIKROE-732 MIKROE-734 MIKROE-736 MIKROE-738 MIKROE-744 MIKROE-928 MIKROE-936 1120270002 1120270003 1120275015 NT-ZJCAT1-EV4