

Key Design Features

- Synthesizable, technology independent VHDL IP Core
- 8-bit / 16-bit Flash memory controller with synchronous user interface
- Provides the physical interface between your FPGA / ASIC and the external Flash memory component
- JEDEC® standard Flash EEPROM pinouts and commands
- Configurable timing parameters to suit different Flash memory components
- Configurable command FIFO compensates for System-to-Flash speed differences
- Wide range of Flash memories supported
- Vendors such as Microchip®, Atmel®, AMD®, EON® and STmicroelectronics®
- Examples include the SST39*, AT49*, AM29*, EN29* and M29* series Flash memory ICs

Applications

- Any application where non-volatile storage is required
- Offline storage of parameters and data for FPGA / ASIC

Generic Parameters

Generic name	Description	Type	Valid range
t_as	Address setup time in system clock cycles	integer	$0 < t_{as} < 2^{32}$
t_ah	Address hold time in system clock cycles	integer	$0 < t_{ah} < 2^{32}$
t_wp	Write strobe pulse width in system clock cycles	integer	$0 < t_{wp} < 2^{32}$
t_bp	Byte program time in system clock cycles	integer	$0 < t_{bp} < 2^{32}$
t_se	Sector erase time in system clock cycles	integer	$0 < t_{se} < 2^{32}$
t_ce	Chip erase time in system clock cycles	integer	$0 < t_{ce} < 2^{32}$
t_aa	Address access time in system clock cycles	integer	$0 < t_{aa} < 2^{32}$
dw	Flash data width	integer	8 or 16
depth	Flash command FIFO depth	integer	≥ 2
log2d	Flash command FIFO depth log2	integer	log2 (depth)

Block Diagram




Figure 1: Flash memory controller architecture

Pin-out Description

Pin name	I/O	Description	Active state
clk	in	Synchronous clock	rising edge
reset	in	Asynchronous reset	low
flash_cmd[1:0]	in	Flash command	bus
flash_addr[15:0]	in	Flash address	bus
flash_data[dw-1:0]	in	Flash write data	bus
flash_val	in	Flash command valid	high
flash_rdy	out	Flash command ready (handshake signal)	high
rdata [7:0]	out	Flash read data in	bus
rdata_val	out	Flash read data valid	high
adn[15:0]	out	Flash address	bus
dqn[dw-1:0]	io	Bi-directional Flash read/write data	bus
cen	out	Chip enable	low
oen	out	Transmit data	low
wen	out	Transmit data valid	low

General Description

FLASH_CONT is a JEDEC® compliant Flash controller IP Core that provides a convenient way of interfacing your FPGA or ASIC to an external FLASH memory component. The IP Core features a simple-to-use command interface and is fully synchronous with the system clock.

The Flash controller is comprised of two main blocks as described by Figure 1. These blocks are the command FIFO and the main controller state machine that generates the correct signalling to the Flash memory.




Figure 4: Read byte timing sequence




Figure 5: Sector erase timing sequence

Note that in order to achieve the most area efficient designs the size of the FIFOs should be kept to a minimum.

Trial synthesis results are shown with the generic parameters set to: $t_{as} = 10$, $t_{ah} = 20$, $t_{wp} = 10$, $t_{bp} = 2000$, $t_{se} = 2500000$, $t_{ce} = 1000000$, $dw = 8$, $depth = 15$, $\log_2 d = 4$.

Resource usage and timing is specified after Place and Route.

VIRTEX 6

Resource type	Quantity used
Slice register	75
Slice LUT	150
Block RAM	0
DSP48	0
Occupied slices	62
Clock frequency (approx)	350 MHz

SPARTAN 6

Resource type	Quantity used
Slice register	80
Slice LUT	148
Block RAM	0
DSP48	0
Occupied slices	54
Clock frequency (approx)	200 MHz

Revision History

Revision	Change description	Date
1.0	Initial revision	09/07/2014
1.1	Increased internal counter widths to 32-bits wide. Added testbench input file and output file capture. Included support for 16-bit memories.	13/02/2015

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Development Software](#) category:

Click to view products by [Zipcores](#) manufacturer:

Other Similar products are found below :

[SRP004001-01](#) [SW163052](#) [SYSWINEV21](#) [WS01NCTF1E](#) [W128E13](#) [SW89CN0-ZCC](#) [IP-UART-16550](#) [MPROG-PRO535E](#) [AFLCF-08-LX-CE060-R21](#) [WS02-CFSC1-EV3-UP](#) [SYSMAC-STUDIO-EIPCPLR](#) [1120270005](#) [SW006021-2H](#) [ATATMELSTUDIO](#) [2400573](#) [2702579](#) [2988609](#) [SW006022-DGL](#) [2400303](#) [88970111](#) [DG-ACC-NET-CD](#) [55195101-101](#) [55195101-102](#) [SW1A-W1C](#) [MDK-ARM](#) [SW006021-2NH](#) [B10443](#) [SW006021-1H](#) [SW006021-2](#) [SW006022-2](#) [SW006023-2](#) [SW007023](#) [MIKROE-730](#) [MIKROE-2401](#) [MIKROE-499](#) [MIKROE-722](#) [MIKROE-724](#) [MIKROE-726](#) [MIKROE-728](#) [MIKROE-732](#) [MIKROE-734](#) [MIKROE-736](#) [MIKROE-738](#) [MIKROE-744](#) [MIKROE-928](#) [MIKROE-936](#) [1120270002](#) [1120270003](#) [1120275015](#) [NT-ZJCAT1-EV4](#)